OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [core/] [sim/] [rtl_sim/] [src/] [wdt_watchdog.s43] - Diff between revs 111 and 141

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 111 Rev 141
Line 28... Line 28...
/*                                                                           */
/*                                                                           */
/* Author(s):                                                                */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/*---------------------------------------------------------------------------*/
/* $Rev: 111 $                                                                */
/* $Rev: 141 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $          */
/* $LastChangedDate: 2012-05-05 23:22:06 +0200 (Sat, 05 May 2012) $          */
/*===========================================================================*/
/*===========================================================================*/
 
 
.global main
.include "pmem_defs.asm"
 
 
.set   DMEM_BASE, (__data_start     )
 
.set   DMEM_200,  (__data_start+0x00)
 
.set   DMEM_202,  (__data_start+0x02)
 
.set   DMEM_204,  (__data_start+0x04)
 
.set   DMEM_206,  (__data_start+0x06)
 
.set   DMEM_208,  (__data_start+0x08)
 
.set   DMEM_250,  (__data_start+0x50)
 
 
 
.set   IE1,    0x0000
 
.set   IFG1,   0x0002
 
.set   WDTCTL, 0x0120
 
 
 
 
.global main
 
 
main:
main:
 
 
        /* --------------   WATCHDOG TEST:  STARTUP SEQUENCE  --------------- */
        /* --------------   WATCHDOG TEST:  STARTUP SEQUENCE  --------------- */
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.