OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [doc/] [html/] [integration.html] - Diff between revs 166 and 195

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 166 Rev 195
Line 283... Line 283...
 
 
        <tr> <td colspan="5" align="center"> <b><i>Interrupts</i></b>                     </td></tr>
        <tr> <td colspan="5" align="center"> <b><i>Interrupts</i></b>                     </td></tr>
        <tr>
        <tr>
                  <td> <a href="#7.%20Interrupts">irq</a>                                </td>
                  <td> <a href="#7.%20Interrupts">irq</a>                                </td>
                  <td style="text-align: center;"> Input                                                            </td>
                  <td style="text-align: center;"> Input                                                            </td>
                  <td style="text-align: center;"> 14                                                               </td>
                  <td style="text-align: center;"> <small>`IRQ_NR-2</small><sup style="font-weight: bold; color: red;">1</sup></td>
                  <td style="vertical-align: top; text-align: center;">mclk</td>
                  <td style="vertical-align: top; text-align: center;">mclk</td>
<td> Maskable interrupts (one-hot signal)                             </td>
<td> Maskable interrupts (one-hot signal)                             </td>
   </tr>
   </tr>
        <tr>
        <tr>
             <td> <a href="#7.%20Interrupts">nmi</a>                                </td>
             <td> <a href="#7.%20Interrupts">nmi</a>                                </td>
Line 299... Line 299...
<td> Non-maskable interrupt (asynchronous)                            </td>
<td> Non-maskable interrupt (asynchronous)                            </td>
        </tr>
        </tr>
        <tr>
        <tr>
             <td> <a href="#7.%20Interrupts">irq_acc</a>                            </td>
             <td> <a href="#7.%20Interrupts">irq_acc</a>                            </td>
             <td style="text-align: center;"> Output                                                           </td>
             <td style="text-align: center;"> Output                                                           </td>
             <td style="text-align: center;"> 14                                                               </td>
             <td style="text-align: center;"> <small>`IRQ_NR-2</small><sup style="font-weight: bold; color: red;">1</sup></td>
             <td style="vertical-align: top; text-align: center;">mclk</td>
             <td style="vertical-align: top; text-align: center;">mclk</td>
<td> Interrupt request accepted (one-hot signal)                      </td>
<td> Interrupt request accepted (one-hot signal)                      </td>
        </tr>
        </tr>
 
 
        <tr> <td colspan="5" align="center"> <b><i>Serial Debug interface</i></b>         </td></tr>
        <tr> <td colspan="5" align="center"> <b><i>Serial Debug interface</i></b>         </td></tr>
Line 401... Line 401...
      <td style="vertical-align: top;">ASIC ONLY: Scan mode</td>
      <td style="vertical-align: top;">ASIC ONLY: Scan mode</td>
    </tr>
    </tr>
 
 
</tbody></table>
</tbody></table>
<br>
<br>
<span class="Apple-style-span" style="color: rgb(0, 0, 0); font-family: 'Times New Roman'; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; font-size: medium;"><b><sup><font color="#ff0000">1</font></sup></b>: This parameter is declared in the "openMSP430_defines.v" file and defines the RAM/ROM size.<br><b><sup><font color="#ff0000">2</font></sup></b>:
<span class="Apple-style-span" style="color: rgb(0, 0, 0); font-family: 'Times New Roman'; font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; font-size: medium;"><b><sup><font color="#ff0000">1</font></sup></b>: This parameter is declared in the "openMSP430_defines.v" file and defines the RAM/ROM size or the number of interrupts vectors (16, 32 or 64).<br><b><sup><font color="#ff0000">2</font></sup></b>:
These two optional ports can be connected whenever the program memory
These two optional ports can be connected whenever the program memory
is a RAM. This will allow the user to load a program through the serial
is a RAM. This will allow the user to load a program through the serial
debug interface and to use software breakpoints.<br><b><sup><font color="#ff0000">3</font></sup></b>: When disabled, the debug interface is hold into reset (and clock gated in ASIC mode). As a consequence, the<span class="Apple-converted-space">&nbsp;</span><b><i>dbg_en</i></b><span class="Apple-converted-space">&nbsp;</span>port can be used to reset the debug interface without disrupting the CPU execution.<br><b><sup><font color="#ff0000">4</font></sup></b>: Clock domain is selectable through configuration in the "openMSP430_defines.v" file (see Advanced System Configuration).</span><sup></sup><br>
debug interface and to use software breakpoints.<br><b><sup><font color="#ff0000">3</font></sup></b>: When disabled, the debug interface is hold into reset (and clock gated in ASIC mode). As a consequence, the<span class="Apple-converted-space">&nbsp;</span><b><i>dbg_en</i></b><span class="Apple-converted-space">&nbsp;</span>port can be used to reset the debug interface without disrupting the CPU execution.<br><b><sup><font color="#ff0000">4</font></sup></b>: Clock domain is selectable through configuration in the "openMSP430_defines.v" file (see Advanced System Configuration).</span><sup></sup><br>
<br>
<br>
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.