OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [rtl/] [verilog/] [openMSP430_fpga.v] - Diff between revs 136 and 155

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 136 Rev 155
Line 305... Line 305...
 
 
// OUTPUTs
// OUTPUTs
    .aclk         (),             // ASIC ONLY: ACLK
    .aclk         (),             // ASIC ONLY: ACLK
    .aclk_en      (aclk_en),      // FPGA ONLY: ACLK enable
    .aclk_en      (aclk_en),      // FPGA ONLY: ACLK enable
    .dbg_freeze   (dbg_freeze),   // Freeze peripherals
    .dbg_freeze   (dbg_freeze),   // Freeze peripherals
 
    .dbg_i2c_sda_out   (),             // Debug interface: I2C SDA OUT
    .dbg_uart_txd (uart_tx),      // Debug interface: UART TXD
    .dbg_uart_txd (uart_tx),      // Debug interface: UART TXD
    .dco_enable   (),             // ASIC ONLY: Fast oscillator enable
    .dco_enable   (),             // ASIC ONLY: Fast oscillator enable
    .dco_wkup     (),             // ASIC ONLY: Fast oscillator wake-up (asynchronous)
    .dco_wkup     (),             // ASIC ONLY: Fast oscillator wake-up (asynchronous)
    .dmem_addr    (dmem_addr),    // Data Memory address
    .dmem_addr    (dmem_addr),    // Data Memory address
    .dmem_cen     (dmem_cen),     // Data Memory chip enable (low active)
    .dmem_cen     (dmem_cen),     // Data Memory chip enable (low active)
Line 331... Line 332...
    .smclk_en     (smclk_en),     // FPGA ONLY: SMCLK enable
    .smclk_en     (smclk_en),     // FPGA ONLY: SMCLK enable
 
 
// INPUTs
// INPUTs
    .cpu_en       (1'b1),         // Enable CPU code execution (asynchronous and non-glitchy)
    .cpu_en       (1'b1),         // Enable CPU code execution (asynchronous and non-glitchy)
    .dbg_en       (1'b1),         // Debug interface enable (asynchronous and non-glitchy)
    .dbg_en       (1'b1),         // Debug interface enable (asynchronous and non-glitchy)
 
    .dbg_i2c_addr      (7'h00),        // Debug interface: I2C Address
 
    .dbg_i2c_broadcast (7'h00),        // Debug interface: I2C Broadcast Address (for multicore systems)
 
    .dbg_i2c_scl       (1'b1),         // Debug interface: I2C SCL
 
    .dbg_i2c_sda_in    (1'b1),         // Debug interface: I2C SDA IN
    .dbg_uart_rxd (uart_rx),      // Debug interface: UART RXD (asynchronous)
    .dbg_uart_rxd (uart_rx),      // Debug interface: UART RXD (asynchronous)
    .dco_clk      (dco_clk),      // Fast oscillator (fast clock)
    .dco_clk      (dco_clk),      // Fast oscillator (fast clock)
    .dmem_dout    (dmem_dout),    // Data Memory data output
    .dmem_dout    (dmem_dout),    // Data Memory data output
    .irq          (irq_bus),      // Maskable interrupts
    .irq          (irq_bus),      // Maskable interrupts
    .lfxt_clk     (1'b0),         // Low frequency oscillator (typ 32kHz)
    .lfxt_clk     (1'b0),         // Low frequency oscillator (typ 32kHz)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.