OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [rtl/] [verilog/] [openmsp430/] [omsp_clock_gate.v] - Diff between revs 136 and 202

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 136 Rev 202
Line 81... Line 81...
assign  gclk      =  (clk & enable_latch);
assign  gclk      =  (clk & enable_latch);
 
 
 
 
endmodule // omsp_clock_gate
endmodule // omsp_clock_gate
 
 
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.