OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [rtl/] [verilog/] [openmsp430/] [omsp_register_file.v] - Diff between revs 181 and 202

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 181 Rev 202
Line 34... Line 34...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 103 $
// $Rev$
// $LastChangedBy: olivier.girard $
// $LastChangedBy$
// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
// $LastChangedDate$
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
`ifdef OMSP_NO_INCLUDE
`ifdef OMSP_NO_INCLUDE
`else
`else
`include "openMSP430_defines.v"
`include "openMSP430_defines.v"
`endif
`endif
Line 153... Line 153...
wire       r1_en  = r1_wr | reg_sp_wr | r1_inc;
wire       r1_en  = r1_wr | reg_sp_wr | r1_inc;
wire       mclk_r1;
wire       mclk_r1;
omsp_clock_gate clock_gate_r1 (.gclk(mclk_r1),
omsp_clock_gate clock_gate_r1 (.gclk(mclk_r1),
                               .clk (mclk), .enable(r1_en), .scan_enable(scan_enable));
                               .clk (mclk), .enable(r1_en), .scan_enable(scan_enable));
`else
`else
 
wire       UNUSED_scan_enable = scan_enable;
wire       mclk_r1 = mclk;
wire       mclk_r1 = mclk;
`endif
`endif
 
 
always @(posedge mclk_r1 or posedge puc_rst)
always @(posedge mclk_r1 or posedge puc_rst)
  if (puc_rst)        r1 <= 16'h0000;
  if (puc_rst)        r1 <= 16'h0000;
Line 166... Line 167...
  else                r1 <= reg_incr_val    & 16'hfffe;
  else                r1 <= reg_incr_val    & 16'hfffe;
`else
`else
  else if (r1_inc)    r1 <= reg_incr_val    & 16'hfffe;
  else if (r1_inc)    r1 <= reg_incr_val    & 16'hfffe;
`endif
`endif
 
 
 
wire UNUSED_reg_sp_val_0  = reg_sp_val[0];
 
 
 
 
// R2: Status register
// R2: Status register
//---------------------
//---------------------
reg  [15:0] r2;
reg  [15:0] r2;
wire        r2_wr  = (inst_dest[2] & reg_dest_wr) | reg_sr_wr;
wire        r2_wr  = (inst_dest[2] & reg_dest_wr) | reg_sr_wr;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.