URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 104 |
Rev 107 |
Line 112... |
Line 112... |
//`define DBG_HWBRK_1
|
//`define DBG_HWBRK_1
|
//`define DBG_HWBRK_2
|
//`define DBG_HWBRK_2
|
//`define DBG_HWBRK_3
|
//`define DBG_HWBRK_3
|
|
|
|
|
|
// Defines the debugger CPU_CTL.RST_BRK_EN reset value (CPU break on PUC reset)
|
|
//
|
|
// When defined, this concretely bring the CPU to break after a PUC
|
|
// occurrence by default. This is typically usefull when the program
|
|
// memory can only be initialized through the serial debug interface.
|
|
//
|
|
`define DBG_RST_BRK_EN
|
|
|
|
|
//==========================================================================//
|
//==========================================================================//
|
//==========================================================================//
|
//==========================================================================//
|
//==========================================================================//
|
//==========================================================================//
|
//==========================================================================//
|
//==========================================================================//
|
//===== SYSTEM CONSTANTS --- !!!!!!!! DO NOT EDIT !!!!!!!! =====//
|
//===== SYSTEM CONSTANTS --- !!!!!!!! DO NOT EDIT !!!!!!!! =====//
|
Line 364... |
Line 373... |
|
|
// Basic clock module: BCSCTL2 Control Register
|
// Basic clock module: BCSCTL2 Control Register
|
`define SELS 3
|
`define SELS 3
|
`define DIVSx 2:1
|
`define DIVSx 2:1
|
|
|
// Timer A: TACTL Control Register
|
|
`define TASSELx 9:8
|
|
`define TAIDx 7:6
|
|
`define TAMCx 5:4
|
|
`define TACLR 2
|
|
`define TAIE 1
|
|
`define TAIFG 0
|
|
|
|
// Timer A: TACCTLx Capture/Compare Control Register
|
|
`define TACMx 15:14
|
|
`define TACCISx 13:12
|
|
`define TASCS 11
|
|
`define TASCCI 10
|
|
`define TACAP 8
|
|
`define TAOUTMODx 7:5
|
|
`define TACCIE 4
|
|
`define TACCI 3
|
|
`define TAOUT 2
|
|
`define TACOV 1
|
|
`define TACCIFG 0
|
|
|
|
|
|
//
|
//
|
// DEBUG INTERFACE EXTRA CONFIGURATION
|
// DEBUG INTERFACE EXTRA CONFIGURATION
|
//======================================
|
//======================================
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.