OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [sim/] [rtl_sim/] [bin/] [ihex2mem.tcl] - Diff between revs 80 and 136

Show entire file | Details | Blame | View Log

Rev 80 Rev 136
Line 87... Line 87...
    puts "ERROR Cannot open input file $ihex"
    puts "ERROR Cannot open input file $ihex"
    exit 1
    exit 1
}
}
 
 
# MEMH Output
# MEMH Output
 
if { "$out"=="-"} {
 
   set f_out stdout
 
} else {
if [catch {open $out w } f_out]  {
if [catch {open $out w } f_out]  {
    puts "ERROR Cannot create output file $out"
    puts "ERROR Cannot create output file $out"
    exit 1
    exit 1
}
}
 
}
 
 
#-----------------------------------------------------------------------------#
#-----------------------------------------------------------------------------#
#                                 CONVERSION                                  #
#                                 CONVERSION                                  #
#-----------------------------------------------------------------------------#
#-----------------------------------------------------------------------------#
 
 
Line 146... Line 149...
    }
    }
    puts -nonewline $f_out " [format "%02s" $mem_arr($i) ]"
    puts -nonewline $f_out " [format "%02s" $mem_arr($i) ]"
}
}
 
 
puts  $f_out "\n"
puts  $f_out "\n"
 
 
 
if { "$out"!="-"} {
close $f_out
close $f_out
 
}
 
 
exit 0
exit 0
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.