URL
https://opencores.org/ocsvn/openmsp430/openmsp430/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 94 |
Rev 98 |
| Line 41... |
Line 41... |
EXPECTED_ARGS=3
|
EXPECTED_ARGS=3
|
if [ $# -ne $EXPECTED_ARGS ]; then
|
if [ $# -ne $EXPECTED_ARGS ]; then
|
echo "ERROR : wrong number of arguments"
|
echo "ERROR : wrong number of arguments"
|
echo "USAGE : rtlsim.sh <verilog stimulus file> <memory file> <submit file>"
|
echo "USAGE : rtlsim.sh <verilog stimulus file> <memory file> <submit file>"
|
echo "Example : rtlsim.sh ./stimulus.v pmem.mem ../src/submit.f"
|
echo "Example : rtlsim.sh ./stimulus.v pmem.mem ../src/submit.f"
|
echo "MYVLOG env keeps simulator name iverilog/cver/verilog/ncverilog"
|
echo "MYVLOG env keeps simulator name iverilog/cver/verilog/ncverilog/vsim/vcs"
|
exit 1
|
exit 1
|
fi
|
fi
|
|
|
|
|
###############################################################################
|
###############################################################################
|
| Line 96... |
Line 96... |
cver* )
|
cver* )
|
vargs="$vargs +define+VXL" ;;
|
vargs="$vargs +define+VXL" ;;
|
verilog* )
|
verilog* )
|
vargs="$vargs +define+VXL" ;;
|
vargs="$vargs +define+VXL" ;;
|
ncverilog* )
|
ncverilog* )
|
vargs="$vargs +access+r" ;;
|
rm -rf INCA_libs
|
|
vargs="$vargs +access+r +define+TRN_FILE" ;;
|
|
vcs* )
|
|
rm -rf csrc simv*
|
|
vargs="$vargs -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE" ;;
|
vsim )
|
vsim )
|
# Modelsim
|
# Modelsim
|
if [ -d work ]; then vdel -all; fi
|
if [ -d work ]; then vdel -all; fi
|
vlib work
|
vlib work
|
exec vlog +acc=prn -f $3 $vargs -R -c -do "run -all"
|
exec vlog +acc=prn -f $3 $vargs -R -c -do "run -all"
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.