OpenCores

URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [sim/] [rtl_sim/] [bin/] [rtlsim.sh] - Diff between revs 136 and 138

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 136	Rev 138
Line 80...	Line 80...
`iverilog -o simv -c $3 -D NODUMP`	`iverilog -o simv -c $3 -D NODUMP`
`else`	`else`
`iverilog -o simv -c $3`	`iverilog -o simv -c $3`
`fi`	`fi`

	if [ `uname -o` = "Cygwin" ]
	`then`
	`vvp.exe ./simv`
	`else`
`./simv`	`./simv`
	`fi`

`else`	`else`

`NODUMP=${OMSP_NODUMP-0}`	`NODUMP=${OMSP_NODUMP-0}`
`if [ $NODUMP -eq 1 ] ; then`	`if [ $NODUMP -eq 1 ] ; then`
`vargs="+define+NODUMP"`	`vargs="+define+NODUMP"`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.