OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [sim/] [rtl_sim/] [src/] [spacewar.v] - Diff between revs 80 and 107

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 80 Rev 107
Line 10... Line 10...
      $display("|                 START SIMULATION              |");
      $display("|                 START SIMULATION              |");
      $display(" ===============================================");
      $display(" ===============================================");
      repeat(5) @(posedge oscclk);
      repeat(5) @(posedge oscclk);
      stimulus_done = 0;
      stimulus_done = 0;
 
 
 
      repeat(50) @(posedge mclk);
 
 
 
      // Send uart synchronization frame
 
      dbg_uart_tx(DBG_SYNC);
 
 
 
      // Let the CPU run
 
      dbg_uart_wr(CPU_CTL,  16'h0002);
 
 
      stimulus_done = 1;
      stimulus_done = 1;
   end
   end
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.