OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [actel_m1a3pl_dev_kit/] [sim/] [rtl_sim/] [src/] [submit.f] - Diff between revs 80 and 105

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 80 Rev 105
Line 31... Line 31...
// $Rev: 71 $
// $Rev: 71 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2010-03-07 21:14:33 +0100 (Sun, 07 Mar 2010) $
// $LastChangedDate: 2010-03-07 21:14:33 +0100 (Sun, 07 Mar 2010) $
//=============================================================================
//=============================================================================
 
 
 
 
 
//=============================================================================
 
// Testbench related
 
//=============================================================================
 
 
 
+incdir+../../../bench/verilog/
 
../../../bench/verilog/tb_openMSP430_fpga.v
 
../../../bench/verilog/msp_debug.v
 
../../../bench/verilog/DAC121S101.v
 
 
 
 
//=============================================================================
//=============================================================================
// Actel library
// Actel library
//=============================================================================
//=============================================================================
+libext+.v
+libext+.v
 
 
Line 71... Line 82...
../../../rtl/verilog/openmsp430/omsp_watchdog.v
../../../rtl/verilog/openmsp430/omsp_watchdog.v
../../../rtl/verilog/openmsp430/omsp_multiplier.v
../../../rtl/verilog/openmsp430/omsp_multiplier.v
../../../rtl/verilog/openmsp430/periph/omsp_gpio.v
../../../rtl/verilog/openmsp430/periph/omsp_gpio.v
../../../rtl/verilog/openmsp430/periph/omsp_timerA.v
../../../rtl/verilog/openmsp430/periph/omsp_timerA.v
 
 
 
 
//=============================================================================
 
// Testbench related
 
//=============================================================================
 
 
 
+incdir+../../../bench/verilog/
 
../../../bench/verilog/tb_openMSP430_fpga.v
 
../../../bench/verilog/msp_debug.v
 
../../../bench/verilog/DAC121S101.v
 
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.