OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [rtl/] [verilog/] [openmsp430/] [openMSP430_defines.v] - Diff between revs 167 and 171

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 167 Rev 171
Line 239... Line 239...
// Please keep in mind that hardware breakpoints only
// Please keep in mind that hardware breakpoints only
// make sense whenever the program memory is not an SRAM
// make sense whenever the program memory is not an SRAM
// (i.e. Flash/OTP/ROM/...) or when you are interested
// (i.e. Flash/OTP/ROM/...) or when you are interested
// in data breakpoints.
// in data breakpoints.
//-------------------------------------------------------
//-------------------------------------------------------
//`define  DBG_HWBRK_0
`define  DBG_HWBRK_0
//`define  DBG_HWBRK_1
`define  DBG_HWBRK_1
//`define  DBG_HWBRK_2
//`define  DBG_HWBRK_2
//`define  DBG_HWBRK_3
//`define  DBG_HWBRK_3
 
 
 
 
//-------------------------------------------------------
//-------------------------------------------------------

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.