OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_avnet_lx9microbard/] [software/] [leds/] [main.c] - Diff between revs 157 and 167

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 157 Rev 167
Line 57... Line 57...
    //WDTCTL = WDTPW | WDTTMSEL | WDTCNTCL;// | WDTIS1  | WDTIS0 ;          // Configure watchdog interrupt
    //WDTCTL = WDTPW | WDTTMSEL | WDTCNTCL;// | WDTIS1  | WDTIS0 ;          // Configure watchdog interrupt
 
 
    //IE1 |= 0x01;
    //IE1 |= 0x01;
    //eint();                            //enable interrupts
    //eint();                            //enable interrupts
 
 
 
    if (CPU_NR==0x0100) {
 
      delay(0x000f, 0xffff);
 
    }
 
 
    while (1) {                         // Main loop, never ends...
    while (1) {                         // Main loop, never ends...
 
 
 
      P2OUT = 0x00;
 
      delay(0x000f, 0xffff);
 
 
      P2OUT = 0x01;
      P2OUT = 0x01;
      delay(0x0007, 0xffff);
      delay(0x000f, 0xffff);
 
 
      P2OUT = 0x02;
      P2OUT = 0x02;
      delay(0x0007, 0xffff);
      delay(0x000f, 0xffff);
 
 
      P2OUT = 0x06;
 
      delay(0x0007, 0xffff);
 
 
 
      P2OUT = 0x04;
      P2OUT = 0x03;
      delay(0x0007, 0xffff);
      delay(0x000f, 0xffff);
 
 
      P2OUT = 0x08;
      P2OUT = 0x02;
      delay(0x0007, 0xffff);
      delay(0x000f, 0xffff);
 
 
      P2OUT = 0x09;
      P2OUT = 0x01;
      delay(0x0007, 0xffff);
      delay(0x000f, 0xffff);
 
 
    }
    }
}
}
 
 
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.