OpenCores

Line 30...

//

//

// *Author(s):

// *Author(s):

//              - Olivier Girard,    olgirard@gmail.com

//              - Olivier Girard,    olgirard@gmail.com

//

//

//----------------------------------------------------------------------------

//----------------------------------------------------------------------------

// $Rev: 109 $

// $Rev: 111 $

// $LastChangedBy: olivier.girard $

// $LastChangedBy: olivier.girard $

// $LastChangedDate: 2011-03-27 13:49:47 +0200 (Sun, 27 Mar 2011) $

// $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $

//----------------------------------------------------------------------------

//----------------------------------------------------------------------------

`include "openMSP430_defines.v"

`include "openMSP430_defines.v"

module openMSP430_fpga (

module openMSP430_fpga (

Line 287...

//=============================================================================

//=============================================================================

// 1)  INTERNAL WIRES/REGISTERS/PARAMETERS DECLARATION

// 1)  INTERNAL WIRES/REGISTERS/PARAMETERS DECLARATION

//=============================================================================

//=============================================================================

// openMSP430 output buses

// openMSP430 output buses

wire         [7:0] per_addr;

wire        [13:0] per_addr;

wire        [15:0] per_din;

wire        [15:0] per_din;

wire         [1:0] per_we;

wire         [1:0] per_we;

wire [`DMEM_MSB:0] dmem_addr;

wire [`DMEM_MSB:0] dmem_addr;

wire        [15:0] dmem_din;

wire        [15:0] dmem_din;

wire         [1:0] dmem_wen;

wire         [1:0] dmem_wen;

Line 493...

    .per_en       (per_en),       // Peripheral enable (high active)

    .per_en       (per_en),       // Peripheral enable (high active)

    .pmem_addr    (pmem_addr),    // Program Memory address

    .pmem_addr    (pmem_addr),    // Program Memory address

    .pmem_cen     (pmem_cen),     // Program Memory chip enable (low active)

    .pmem_cen     (pmem_cen),     // Program Memory chip enable (low active)

    .pmem_din     (pmem_din),     // Program Memory data input (optional)

    .pmem_din     (pmem_din),     // Program Memory data input (optional)

    .pmem_wen     (pmem_wen),     // Program Memory write enable (low active) (optional)

    .pmem_wen     (pmem_wen),     // Program Memory write enable (low active) (optional)

    .puc          (puc),          // Main system reset

    .puc_rst      (puc_rst),      // Main system reset

    .smclk_en     (smclk_en),     // SMCLK enable

    .smclk_en     (smclk_en),     // SMCLK enable

// INPUTs

// INPUTs

    .cpu_en       (1'b1),         // Enable CPU code execution (asynchronous)

    .cpu_en       (1'b1),         // Enable CPU code execution (asynchronous)

    .dbg_en       (1'b1),         // Debug interface enable (asynchronous)

    .dbg_en       (1'b1),         // Debug interface enable (asynchronous)

Line 561...

    .p6_din       (8'h00),         // Port 6 data input

    .p6_din       (8'h00),         // Port 6 data input

    .per_addr     (per_addr),      // Peripheral address

    .per_addr     (per_addr),      // Peripheral address

    .per_din      (per_din),       // Peripheral data input

    .per_din      (per_din),       // Peripheral data input

    .per_en       (per_en),        // Peripheral enable (high active)

    .per_en       (per_en),        // Peripheral enable (high active)

    .per_we       (per_we),        // Peripheral write enable (high active)

    .per_we       (per_we),        // Peripheral write enable (high active)

    .puc          (puc)            // Main system reset

    .puc_rst      (puc_rst)        // Main system reset

);

);

//

//

// Timer A

// Timer A

//----------------------------------------------

//----------------------------------------------

Line 591...

    .mclk         (mclk),          // Main system clock

    .mclk         (mclk),          // Main system clock

    .per_addr     (per_addr),      // Peripheral address

    .per_addr     (per_addr),      // Peripheral address

    .per_din      (per_din),       // Peripheral data input

    .per_din      (per_din),       // Peripheral data input

    .per_en       (per_en),        // Peripheral enable (high active)

    .per_en       (per_en),        // Peripheral enable (high active)

    .per_we       (per_we),        // Peripheral write enable (high active)

    .per_we       (per_we),        // Peripheral write enable (high active)

    .puc          (puc),           // Main system reset

    .puc_rst      (puc_rst),       // Main system reset

    .smclk_en     (smclk_en),      // SMCLK enable (from CPU)

    .smclk_en     (smclk_en),      // SMCLK enable (from CPU)

    .ta_cci0a     (ta_cci0a),      // Timer A capture 0 input A

    .ta_cci0a     (ta_cci0a),      // Timer A capture 0 input A

    .ta_cci0b     (ta_cci0b),      // Timer A capture 0 input B

    .ta_cci0b     (ta_cci0b),      // Timer A capture 0 input B

    .ta_cci1a     (ta_cci1a),      // Timer A capture 1 input A

    .ta_cci1a     (ta_cci1a),      // Timer A capture 1 input A

    .ta_cci1b     (1'b0),          // Timer A capture 1 input B

    .ta_cci1b     (1'b0),          // Timer A capture 1 input B

Line 630...

    .mclk         (mclk),          // Main system clock

    .mclk         (mclk),          // Main system clock

    .per_addr     (per_addr),      // Peripheral address

    .per_addr     (per_addr),      // Peripheral address

    .per_din      (per_din),       // Peripheral data input

    .per_din      (per_din),       // Peripheral data input

    .per_en       (per_en),        // Peripheral enable (high active)

    .per_en       (per_en),        // Peripheral enable (high active)

    .per_we       (per_we),        // Peripheral write enable (high active)

    .per_we       (per_we),        // Peripheral write enable (high active)

    .puc          (puc)            // Main system reset

    .puc_rst      (puc_rst)        // Main system reset

);

);

//

//

// Combine peripheral data buses

// Combine peripheral data buses

Browse

Tools

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] [verilog/] [openMSP430_fpga.v] - Diff between revs 109 and 111

Rev 109	Rev 111
Line 30...	Line 30...
`//`	`//`
`// *Author(s):`	`// *Author(s):`
`// - Olivier Girard, olgirard@gmail.com`	`// - Olivier Girard, olgirard@gmail.com`
`//`	`//`
`//----------------------------------------------------------------------------`	`//----------------------------------------------------------------------------`
`// $Rev: 109 $`	`// $Rev: 111 $`
`// $LastChangedBy: olivier.girard $`	`// $LastChangedBy: olivier.girard $`
`// $LastChangedDate: 2011-03-27 13:49:47 +0200 (Sun, 27 Mar 2011) $`	`// $LastChangedDate: 2011-05-20 22:39:02 +0200 (Fri, 20 May 2011) $`
`//----------------------------------------------------------------------------`	`//----------------------------------------------------------------------------`
`include "openMSP430_defines.v"	`include "openMSP430_defines.v"

`module openMSP430_fpga (`	`module openMSP430_fpga (`

Line 287...	Line 287...
`//=============================================================================`	`//=============================================================================`
`// 1) INTERNAL WIRES/REGISTERS/PARAMETERS DECLARATION`	`// 1) INTERNAL WIRES/REGISTERS/PARAMETERS DECLARATION`
`//=============================================================================`	`//=============================================================================`

`// openMSP430 output buses`	`// openMSP430 output buses`
`wire [7:0] per_addr;`	`wire [13:0] per_addr;`
`wire [15:0] per_din;`	`wire [15:0] per_din;`
`wire [1:0] per_we;`	`wire [1:0] per_we;`
wire [`DMEM_MSB:0] dmem_addr;	wire [`DMEM_MSB:0] dmem_addr;
`wire [15:0] dmem_din;`	`wire [15:0] dmem_din;`
`wire [1:0] dmem_wen;`	`wire [1:0] dmem_wen;`
Line 493...	Line 493...
`.per_en (per_en), // Peripheral enable (high active)`	`.per_en (per_en), // Peripheral enable (high active)`
`.pmem_addr (pmem_addr), // Program Memory address`	`.pmem_addr (pmem_addr), // Program Memory address`
`.pmem_cen (pmem_cen), // Program Memory chip enable (low active)`	`.pmem_cen (pmem_cen), // Program Memory chip enable (low active)`
`.pmem_din (pmem_din), // Program Memory data input (optional)`	`.pmem_din (pmem_din), // Program Memory data input (optional)`
`.pmem_wen (pmem_wen), // Program Memory write enable (low active) (optional)`	`.pmem_wen (pmem_wen), // Program Memory write enable (low active) (optional)`
`.puc (puc), // Main system reset`	`.puc_rst (puc_rst), // Main system reset`
`.smclk_en (smclk_en), // SMCLK enable`	`.smclk_en (smclk_en), // SMCLK enable`

`// INPUTs`	`// INPUTs`
`.cpu_en (1'b1), // Enable CPU code execution (asynchronous)`	`.cpu_en (1'b1), // Enable CPU code execution (asynchronous)`
`.dbg_en (1'b1), // Debug interface enable (asynchronous)`	`.dbg_en (1'b1), // Debug interface enable (asynchronous)`
Line 561...	Line 561...
`.p6_din (8'h00), // Port 6 data input`	`.p6_din (8'h00), // Port 6 data input`
`.per_addr (per_addr), // Peripheral address`	`.per_addr (per_addr), // Peripheral address`
`.per_din (per_din), // Peripheral data input`	`.per_din (per_din), // Peripheral data input`
`.per_en (per_en), // Peripheral enable (high active)`	`.per_en (per_en), // Peripheral enable (high active)`
`.per_we (per_we), // Peripheral write enable (high active)`	`.per_we (per_we), // Peripheral write enable (high active)`
`.puc (puc) // Main system reset`	`.puc_rst (puc_rst) // Main system reset`
`);`	`);`

`//`	`//`
`// Timer A`	`// Timer A`
`//----------------------------------------------`	`//----------------------------------------------`
Line 591...	Line 591...
`.mclk (mclk), // Main system clock`	`.mclk (mclk), // Main system clock`
`.per_addr (per_addr), // Peripheral address`	`.per_addr (per_addr), // Peripheral address`
`.per_din (per_din), // Peripheral data input`	`.per_din (per_din), // Peripheral data input`
`.per_en (per_en), // Peripheral enable (high active)`	`.per_en (per_en), // Peripheral enable (high active)`
`.per_we (per_we), // Peripheral write enable (high active)`	`.per_we (per_we), // Peripheral write enable (high active)`
`.puc (puc), // Main system reset`	`.puc_rst (puc_rst), // Main system reset`
`.smclk_en (smclk_en), // SMCLK enable (from CPU)`	`.smclk_en (smclk_en), // SMCLK enable (from CPU)`
`.ta_cci0a (ta_cci0a), // Timer A capture 0 input A`	`.ta_cci0a (ta_cci0a), // Timer A capture 0 input A`
`.ta_cci0b (ta_cci0b), // Timer A capture 0 input B`	`.ta_cci0b (ta_cci0b), // Timer A capture 0 input B`
`.ta_cci1a (ta_cci1a), // Timer A capture 1 input A`	`.ta_cci1a (ta_cci1a), // Timer A capture 1 input A`
`.ta_cci1b (1'b0), // Timer A capture 1 input B`	`.ta_cci1b (1'b0), // Timer A capture 1 input B`
Line 630...	Line 630...
`.mclk (mclk), // Main system clock`	`.mclk (mclk), // Main system clock`
`.per_addr (per_addr), // Peripheral address`	`.per_addr (per_addr), // Peripheral address`
`.per_din (per_din), // Peripheral data input`	`.per_din (per_din), // Peripheral data input`
`.per_en (per_en), // Peripheral enable (high active)`	`.per_en (per_en), // Peripheral enable (high active)`
`.per_we (per_we), // Peripheral write enable (high active)`	`.per_we (per_we), // Peripheral write enable (high active)`
`.puc (puc) // Main system reset`	`.puc_rst (puc_rst) // Main system reset`
`);`	`);`


`//`	`//`
`// Combine peripheral data buses`	`// Combine peripheral data buses`