OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [rtl/] [verilog/] [openmsp430/] [openMSP430_defines.v] - Diff between revs 33 and 37

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 33 Rev 37
Line 29... Line 29...
//
//
// *Author(s):
// *Author(s):
//              - Olivier Girard,    olgirard@gmail.com
//              - Olivier Girard,    olgirard@gmail.com
//
//
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// $Rev: 33 $
// $Rev: 37 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2009-12-29 19:18:00 +0100 (Tue, 29 Dec 2009) $
// $LastChangedDate: 2009-12-29 21:58:14 +0100 (Tue, 29 Dec 2009) $
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
`include "openMSP430_undefines.v"
`include "openMSP430_undefines.v"
 
 
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// SYSTEM CONFIGURATION
// SYSTEM CONFIGURATION
Line 46... Line 46...
//                   10 ->  2 kB
//                   10 ->  2 kB
//                   11 ->  4 kB
//                   11 ->  4 kB
//                   12 ->  8 kB
//                   12 ->  8 kB
//                   13 -> 16 kB
//                   13 -> 16 kB
//                   14 -> 32 kB
//                   14 -> 32 kB
`define PMEM_AWIDTH   10
`define PMEM_AWIDTH   11
 
 
// Data Memory Size:
// Data Memory Size:
//                    6 ->  128 B
//                    6 ->  128 B
//                    7 ->  256 B
//                    7 ->  256 B
//                    8 ->  512 B
//                    8 ->  512 B
Line 58... Line 58...
//                   10 ->    2 kB
//                   10 ->    2 kB
//                   11 ->    4 kB
//                   11 ->    4 kB
//                   12 ->    8 kB
//                   12 ->    8 kB
//                   13 ->   16 kB
//                   13 ->   16 kB
//                   14 ->   32 kB
//                   14 ->   32 kB
`define DMEM_AWIDTH    6
`define DMEM_AWIDTH    9
 
 
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
// REMOTE DEBUGGING INTERFACE CONFIGURATION
// REMOTE DEBUGGING INTERFACE CONFIGURATION
//----------------------------------------------------------------------------
//----------------------------------------------------------------------------
 
 
Line 81... Line 81...
//             `define DBG_HWBRK_1 -> Include hardware breakpoints unit 1
//             `define DBG_HWBRK_1 -> Include hardware breakpoints unit 1
//             `define DBG_HWBRK_2 -> Include hardware breakpoints unit 2
//             `define DBG_HWBRK_2 -> Include hardware breakpoints unit 2
//             `define DBG_HWBRK_3 -> Include hardware breakpoints unit 3
//             `define DBG_HWBRK_3 -> Include hardware breakpoints unit 3
//
//
`define  DBG_HWBRK_0
`define  DBG_HWBRK_0
`define  DBG_HWBRK_1
//`define  DBG_HWBRK_1
`define  DBG_HWBRK_2
//`define  DBG_HWBRK_2
`define  DBG_HWBRK_3
//`define  DBG_HWBRK_3
 
 
 
 
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//
//==========================================================================//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.