Line 28... |
Line 28... |
# Author(s):
|
# Author(s):
|
# - Olivier Girard, olgirard@gmail.com
|
# - Olivier Girard, olgirard@gmail.com
|
# - Mihai M., mmihai@delajii.net
|
# - Mihai M., mmihai@delajii.net
|
#
|
#
|
#------------------------------------------------------------------------------
|
#------------------------------------------------------------------------------
|
# $Rev: 94 $
|
# $Rev: 98 $
|
# $LastChangedBy: olivier.girard $
|
# $LastChangedBy: olivier.girard $
|
# $LastChangedDate: 2011-02-24 21:33:35 +0100 (Thu, 24 Feb 2011) $
|
# $LastChangedDate: 2011-02-28 21:20:51 +0100 (Mon, 28 Feb 2011) $
|
#------------------------------------------------------------------------------
|
#------------------------------------------------------------------------------
|
|
|
###############################################################################
|
###############################################################################
|
# Parameter Check #
|
# Parameter Check #
|
###############################################################################
|
###############################################################################
|
EXPECTED_ARGS=3
|
EXPECTED_ARGS=3
|
if [ $# -ne $EXPECTED_ARGS ]; then
|
if [ $# -ne $EXPECTED_ARGS ]; then
|
echo "ERROR : wrong number of arguments"
|
echo "ERROR : wrong number of arguments"
|
echo "USAGE : rtlsim.sh <verilog stimulus file> <memory file> <submit file>"
|
echo "USAGE : rtlsim.sh <verilog stimulus file> <memory file> <submit file>"
|
echo "Example : rtlsim.sh ./stimulus.v pmem.mem ../src/submit.f"
|
echo "Example : rtlsim.sh ./stimulus.v pmem.mem ../src/submit.f"
|
echo "MYVLOG env keeps simulator name iverilog/cver/verilog/ncverilog"
|
echo "MYVLOG env keeps simulator name iverilog/cver/verilog/ncverilog/vsim/vcs"
|
exit 1
|
exit 1
|
fi
|
fi
|
|
|
|
|
###############################################################################
|
###############################################################################
|
Line 96... |
Line 96... |
cver* )
|
cver* )
|
vargs="$vargs +define+VXL" ;;
|
vargs="$vargs +define+VXL" ;;
|
verilog* )
|
verilog* )
|
vargs="$vargs +define+VXL" ;;
|
vargs="$vargs +define+VXL" ;;
|
ncverilog* )
|
ncverilog* )
|
vargs="$vargs +access+r" ;;
|
rm -rf INCA_libs
|
|
vargs="$vargs +access+r +define+TRN_FILE" ;;
|
|
vcs* )
|
|
rm -rf csrc simv*
|
|
vargs="$vargs -R -debug_pp +vcs+lic+wait +v2k +define+VPD_FILE" ;;
|
vsim )
|
vsim )
|
# Modelsim
|
# Modelsim
|
if [ -d work ]; then vdel -all; fi
|
if [ -d work ]; then vdel -all; fi
|
vlib work
|
vlib work
|
exec vlog +acc=prn -f $3 $vargs -R -c -do "run -all"
|
exec vlog +acc=prn -f $3 $vargs -R -c -do "run -all"
|