OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [sim/] [rtl_sim/] [src/] [submit.f] - Diff between revs 105 and 109

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 105 Rev 109
Line 26... Line 26...
//
//
// Author(s):
// Author(s):
//             - Olivier Girard,    olgirard@gmail.com
//             - Olivier Girard,    olgirard@gmail.com
//
//
//-----------------------------------------------------------------------------
//-----------------------------------------------------------------------------
// $Rev: 105 $
// $Rev: 109 $
// $LastChangedBy: olivier.girard $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2011-03-10 22:10:30 +0100 (Thu, 10 Mar 2011) $
// $LastChangedDate: 2011-03-27 13:49:47 +0200 (Sun, 27 Mar 2011) $
//=============================================================================
//=============================================================================
 
 
//=============================================================================
//=============================================================================
// Testbench related
// Testbench related
//=============================================================================
//=============================================================================
Line 70... Line 70...
//=============================================================================
//=============================================================================
// openMSP430
// openMSP430
//=============================================================================
//=============================================================================
 
 
+incdir+../../../rtl/verilog/openmsp430/
+incdir+../../../rtl/verilog/openmsp430/
 
+incdir+../../../rtl/verilog/openmsp430/periph/
../../../rtl/verilog/openmsp430/openMSP430.v
../../../rtl/verilog/openmsp430/openMSP430.v
../../../rtl/verilog/openmsp430/omsp_frontend.v
../../../rtl/verilog/openmsp430/omsp_frontend.v
../../../rtl/verilog/openmsp430/omsp_execution_unit.v
../../../rtl/verilog/openmsp430/omsp_execution_unit.v
../../../rtl/verilog/openmsp430/omsp_register_file.v
../../../rtl/verilog/openmsp430/omsp_register_file.v
../../../rtl/verilog/openmsp430/omsp_alu.v
../../../rtl/verilog/openmsp430/omsp_alu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.