Line 26... |
Line 26... |
//
|
//
|
// Author(s):
|
// Author(s):
|
// - Olivier Girard, olgirard@gmail.com
|
// - Olivier Girard, olgirard@gmail.com
|
//
|
//
|
//-----------------------------------------------------------------------------
|
//-----------------------------------------------------------------------------
|
// $Rev: 23 $
|
// $Rev: 26 $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedBy: olivier.girard $
|
// $LastChangedDate: 2009-08-30 18:39:26 +0200 (Sun, 30 Aug 2009) $
|
// $LastChangedDate: 2009-12-19 13:25:10 +0100 (Sat, 19 Dec 2009) $
|
//=============================================================================
|
//=============================================================================
|
|
|
//=============================================================================
|
//=============================================================================
|
// Xilinx library
|
// Xilinx library
|
//=============================================================================
|
//=============================================================================
|
Line 59... |
Line 59... |
|
|
//=============================================================================
|
//=============================================================================
|
// openMSP430
|
// openMSP430
|
//=============================================================================
|
//=============================================================================
|
|
|
../../../../../core/rtl/verilog/openMSP430.v
|
+incdir+../../../rtl/verilog/openmsp430/
|
../../../../../core/rtl/verilog/frontend.v
|
../../../rtl/verilog/openmsp430/openMSP430.v
|
../../../../../core/rtl/verilog/execution_unit.v
|
../../../rtl/verilog/openmsp430/frontend.v
|
../../../../../core/rtl/verilog/register_file.v
|
../../../rtl/verilog/openmsp430/execution_unit.v
|
../../../../../core/rtl/verilog/alu.v
|
../../../rtl/verilog/openmsp430/register_file.v
|
../../../../../core/rtl/verilog/mem_backbone.v
|
../../../rtl/verilog/openmsp430/alu.v
|
../../../../../core/rtl/verilog/clock_module.v
|
../../../rtl/verilog/openmsp430/mem_backbone.v
|
../../../../../core/rtl/verilog/sfr.v
|
../../../rtl/verilog/openmsp430/clock_module.v
|
../../../../../core/rtl/verilog/dbg.v
|
../../../rtl/verilog/openmsp430/sfr.v
|
../../../../../core/rtl/verilog/dbg_hwbrk.v
|
../../../rtl/verilog/openmsp430/dbg.v
|
../../../../../core/rtl/verilog/dbg_uart.v
|
../../../rtl/verilog/openmsp430/dbg_hwbrk.v
|
../../../../../core/rtl/verilog/watchdog.v
|
../../../rtl/verilog/openmsp430/dbg_uart.v
|
../../../../../core/rtl/verilog/periph/gpio.v
|
../../../rtl/verilog/openmsp430/watchdog.v
|
../../../../../core/rtl/verilog/periph/timerA.v
|
../../../rtl/verilog/openmsp430/periph/gpio.v
|
|
../../../rtl/verilog/openmsp430/periph/timerA.v
|
|
|
|
|
//=============================================================================
|
//=============================================================================
|
// Testbench related
|
// Testbench related
|
//=============================================================================
|
//=============================================================================
|