OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [cmds/] [cpu.c] - Diff between revs 175 and 246

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 175 Rev 246
Line 1... Line 1...
#include "common.h"
#include "common.h"
#include "support.h"
#include "support.h"
#include "spr_defs.h"
#include "spr-defs.h"
 
 
int ic_enable_cmd (int argc, char *argv[])
int ic_enable_cmd (int argc, char *argv[])
{
{
  unsigned long addr;
  unsigned long addr;
  unsigned long sr;
  unsigned long sr;
Line 60... Line 60...
  return 0;
  return 0;
}
}
 
 
int dc_disable_cmd (int argc, char *argv[])
int dc_disable_cmd (int argc, char *argv[])
{
{
  unsigned long sr;
 
 
 
  if (argc) return -1;
  if (argc) return -1;
 
 
 
  unsigned long sr = mfspr(SPR_SR);
 
 
 
  // If it's enabled and write back is on, we'd better flush it first
 
  // (CWS=1 is write back)
 
 
 
  unsigned long dccfgr = mfspr(SPR_DCCFGR);
 
  int i;
 
  int bs= (dccfgr & SPR_DCCFGR_CBS) ? 32 : 16;
 
  int ways = (1 << ((dccfgr & SPR_DCCFGR_NCS) >> 3));
 
  for(i=0;i<ways;i++)
 
      mtspr(SPR_DCBFR, i*bs);
 
 
  /* Disable DC */
  /* Disable DC */
  asm("l.mfspr %0,r0,%1": "=r" (sr) : "i" (SPR_SR));
 
  sr &= ~SPR_SR_DCE;
  sr &= ~SPR_SR_DCE;
  asm("l.mtspr r0,%0,%1": : "r" (sr), "i" (SPR_SR));
  asm("l.mtspr r0,%0,%1": : "r" (sr), "i" (SPR_SR));
  asm("l.nop");
  asm("l.nop");
  asm("l.nop");
  asm("l.nop");
  asm("l.nop");
  asm("l.nop");

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.