OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [cmds/] [eth.c] - Diff between revs 2 and 140

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 2 Rev 140
Line 3... Line 3...
#include "eth.h"
#include "eth.h"
#include "support.h"
#include "support.h"
#include "spr_defs.h"
#include "spr_defs.h"
#include "net.h"
#include "net.h"
 
 
#if 0
#if 1
extern int tx_pointer_index;
extern int tx_pointer_index;
unsigned long dest_mac_addr[6];
unsigned long dest_mac_addr[6];
 
 
 
 
void show_tx_bd(int start, int max)
void show_tx_bd(int start, int max)
{
{
  int i;
  int i;
 
 
  for(i = start; i <= max; i++) {
  for(i = start; i <= max; i++) {
Line 229... Line 230...
  return 0;
  return 0;
}
}
 
 
int init_rxbd_pool_cmd (int argc, char *argv[])
int init_rxbd_pool_cmd (int argc, char *argv[])
{
{
  if (argc == 1) init_rx_bd_pool(strtoul (argv[0], NULL, 0));
  //if (argc == 1) init_rx_bd_pool(strtoul (argv[0], NULL, 0));
  else return -1;
  //else return -1;
 
  init_rx_bd_pool();
 
 
  return 0;
  return 0;
}
}
 
 
int show_phy_reg_cmd (int argc, char *argv[])
int show_phy_reg_cmd (int argc, char *argv[])
{
{
Line 360... Line 363...
  NetStartAgain();
  NetStartAgain();
 
 
  return 0;
  return 0;
}
}
 
 
 
void toggle_eth_traffic_monitor_cmd(void)
 
{
 
  eth_toggle_traffic_mon();
 
}
 
 
 
 
void module_eth_init (void)
void module_eth_init (void)
{
{
#if 0
#if 1
  register_command ("eth_init", "",  "init ethernet", eth_init_cmd);
  register_command ("eth_init", "",  "init ethernet", eth_init_cmd);
  register_command ("show_txbd", "[<start BD>] [<max>]", "show Tx buffer desc", show_txbd_cmd);
  register_command ("show_txbd", "[<start BD>] [<max>]", "show Tx buffer desc", show_txbd_cmd);
  register_command ("show_rxbd", "[<start BD>] [<max>]", "show Rx buffer desc", show_rxbd_cmd);
  register_command ("show_rxbd", "[<start BD>] [<max>]", "show Rx buffer desc", show_rxbd_cmd);
  register_command ("send_packet", "<length> [<start data>] [<num_of_packets>]", "create & send packet(s)", send_packet_cmd);
  register_command ("send_packet", "<length> [<start data>] [<num_of_packets>]", "create & send packet(s)", send_packet_cmd);
  register_command ("set_dest_addr", "<addrhi> <addrmid> <addrlo>", "set destination address (for send_packet)", set_dest_addr_cmd);
  register_command ("set_dest_addr", "<addrhi> <addrmid> <addrlo>", "set destination address (for send_packet)", set_dest_addr_cmd);
Line 376... Line 385...
  register_command ("set_phy_reg", "<addr> <value>", "set PHY register", set_phy_reg_cmd);
  register_command ("set_phy_reg", "<addr> <value>", "set PHY register", set_phy_reg_cmd);
  register_command ("show_mac_regs", "", "show all MAC registers", show_mac_regs_cmd);
  register_command ("show_mac_regs", "", "show all MAC registers", show_mac_regs_cmd);
  register_command ("eth_int_enable", "", "enable ethernet interrupt", eth_int_enable_cmd);
  register_command ("eth_int_enable", "", "enable ethernet interrupt", eth_int_enable_cmd);
  register_command ("show_rx_buffs", "[<show_all>]", "show receive buffers (optional arg will also show empty buffers)", show_rx_buffs_cmd);
  register_command ("show_rx_buffs", "[<show_all>]", "show receive buffers (optional arg will also show empty buffers)", show_rx_buffs_cmd);
  register_command ("show_tx_buffs", "", "show transmit buffers", show_rx_buffs_cmd);
  register_command ("show_tx_buffs", "", "show transmit buffers", show_rx_buffs_cmd);
 
  register_command ("eth_toggle_mon", "", "Toggle traffic monitor", toggle_eth_traffic_monitor_cmd );
#endif
#endif
  /* Initialize controller */
  /* Initialize controller */
  register_command ("eth_conf", "[<ip> [<mask> [<gw>]]]", "Get/set ethernet configuration", eth_conf_cmd);
  register_command ("eth_conf", "[<ip> [<mask> [<gw>]]]", "Get/set ethernet configuration", eth_conf_cmd);
#if 0
#if 0
  eth_init();
  eth_init();

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.