OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [drivers/] [int.c] - Diff between revs 246 and 406

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 246 Rev 406
Line 71... Line 71...
    }
    }
    i++;
    i++;
  }
  }
}
}
 
 
 
 
 
void
 
int_error(int vect)
 
{
 
  printf("\n\nERROR - ");
 
  switch(vect)
 
    {
 
    case 2:
 
      printf("BUS ERROR (0x200)\n");
 
      break;
 
    case 6:
 
      printf("ALIGN ERROR (0x600)\n");
 
      break;
 
    case 7:
 
      printf("ILLEGAL INSN ERROR (0x700)\n");
 
      break;
 
    default:
 
      printf("UNKNOWN ERROR (%d)\n",vect);
 
      break;
 
    }
 
 
 
  printf("\n");
 
 
 
  // TODO - print some more diagnostics here
 
 
 
  printf("Attemping to reset...\n\n");
 
 
 
  asm volatile("l.ori r3, r0, 0x100");
 
  asm volatile("l.jr r3");
 
  asm volatile("l.nop");
 
 
 
  // Stay here forever. 
 
  //while(1);
 
 
 
}
 
 
#endif
#endif
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.