URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Show entire file |
Details |
Blame |
View Log
Rev 175 |
Rev 467 |
Line 1... |
Line 1... |
#ifndef _FLASH_H
|
#ifndef _FLASH_H
|
#define _FLASH_H
|
#define _FLASH_H
|
|
|
|
#ifdef FLASH_BASE_ADDR
|
|
|
#ifdef FLASH_ORG_16_2
|
#ifdef FLASH_ORG_16_2
|
/* INC_ADDR = for how many bytes address should be incremented */
|
/* INC_ADDR = for how many bytes address should be incremented */
|
#define INC_ADDR 4
|
#define INC_ADDR 4
|
#define reg_write(a,b) (REG32(a) = b)
|
#define reg_write(a,b) (REG32(a) = b)
|
#define reg_read(a) (REG32(a))
|
#define reg_read(a) (REG32(a))
|
Line 46... |
Line 48... |
typedef void(*t_uart_putc)(unsigned char);
|
typedef void(*t_uart_putc)(unsigned char);
|
|
|
t_fl_ext_program fl_ext_program;
|
t_fl_ext_program fl_ext_program;
|
t_fl_erase fl_ext_erase, fl_ext_unlock;
|
t_fl_erase fl_ext_erase, fl_ext_unlock;
|
|
|
|
#endif
|
|
|
#endif /* _FLASH_H */
|
#endif /* _FLASH_H */
|
|
|
No newline at end of file
|
No newline at end of file
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.