OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [ram.ld] - Diff between revs 463 and 467

Show entire file | Details | Blame | View Log

Rev 463 Rev 467
Line 29... Line 29...
 
 
SECTIONS
SECTIONS
{
{
        .vectors :
        .vectors :
        {
        {
        *(.crc)
 
        *(.vectors)
        *(.vectors)
        } > vectors
        } > vectors
 
 
        .text :
        .text :
        {
        {
Line 42... Line 41...
        _text_end = .;
        _text_end = .;
        } > ram
        } > ram
/*        } > ram2*/
/*        } > ram2*/
 
 
        .data :
        .data :
/*      AT ( ADDR (.text) + SIZEOF(.text) + SIZEOF(.mytext))*/
 
        {
        {
        *(.data)
        *(.data)
        } > ram
        } > ram
 
 
        .rodata :
        .rodata :
        {
        {
        *(.rodata)
        *(.rodata)
        *(.rodata.*)
        *(.rodata.*)
        } > ram
        } > ram
 
 
        .bss :
        .bss (NOLOAD):
        {
        {
        . = ALIGN(4);
        . = ALIGN(4);
        _bstart = . ;
        _bstart = . ;
        *(.bss)
        *(.bss)
        _bend =  . ;
        _bend =  . ;
        } > ram
        } > ram
/*        } > ram2 */
/*        } > ram2 */
 
 
        .stack :
        .stack (NOLOAD):
        {
        {
        *(.stack)
        *(.stack)
        _src_addr = .;
        _stack_top = .;
        } > ram
        } > ram
/*        } > ram2 */
/*        } > ram2 */
/*
 
        .monitor :
 
        {
 
        *(.monitor)
 
        } > ram
 
*/
 
 
 
/*
 
        . += 0x100000;
 
 
 
// This section was in cmds/load.c, but we don't need it -jb
 
        .config :
 
        {
 
        _cfg_start = .;
 
        *(.config)
 
        _cfg_end = .;
 
        } > ram
 
*/
 
/*
 
        . = 0xf0000100;
 
 
 
        .monitor ALIGN(0x40000) :
 
        {
 
        *(.monitor)
 
        } > flash
 
 
 
        . += 0x100000;
 
 
 
        .config ALIGN(0x40000) :
 
        {
 
        _cfg_start = .;
 
        *(.config)
 
        _cfg_end = .;
 
        } > flash
 
*/
 
}
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.