OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [bootloaders/] [orpmon/] [sim.cfg] - Diff between revs 246 and 419

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 246 Rev 419
Line 116... Line 116...
end
end
 
 
section memory
section memory
  /*random_seed = 12345
  /*random_seed = 12345
  type = random*/
  type = random*/
  pattern = 0x00
  /*pattern = 0x00
  type = unknown /* Fastest */
  type = unknown */
 
 
 
  type = exitnops
 
 
  name = "RAM"
  name = "RAM"
  ce = 1
  ce = 1
  mc = 0
  mc = 0
  baseaddr = 0x00000000
  baseaddr = 0x00000000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.