OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [config/] [i386/] [i386.md] - Diff between revs 282 and 378

Show entire file | Details | Blame | View Log

Rev 282 Rev 378
Line 7573... Line 7573...
          (plus:SWI
          (plus:SWI
            (match_operand:SWI 1 "nonimmediate_operand" "%0")
            (match_operand:SWI 1 "nonimmediate_operand" "%0")
            (match_operand:SWI 2 "" "m"))
            (match_operand:SWI 2 "" "m"))
          (match_dup 1)))
          (match_dup 1)))
   (clobber (match_scratch:SWI 0 "="))]
   (clobber (match_scratch:SWI 0 "="))]
  "ix86_binary_operator_ok (PLUS, mode, operands)"
  "!(MEM_P (operands[1]) && MEM_P (operands[2]))"
  "add{}\t{%2, %0|%0, %2}"
  "add{}\t{%2, %0|%0, %2}"
  [(set_attr "type" "alu")
  [(set_attr "type" "alu")
   (set_attr "mode" "")])
   (set_attr "mode" "")])
 
 
(define_insn "*sub3_cconly_overflow"
(define_insn "*sub3_cconly_overflow"
Line 8997... Line 8997...
                  (match_operand:SWI 1 "nonimmediate_operand" "%0")
                  (match_operand:SWI 1 "nonimmediate_operand" "%0")
                  (match_operand:SWI 2 "" ""))
                  (match_operand:SWI 2 "" ""))
                 (const_int 0)))
                 (const_int 0)))
   (clobber (match_scratch:SWI 0 "="))]
   (clobber (match_scratch:SWI 0 "="))]
  "ix86_match_ccmode (insn, CCNOmode)
  "ix86_match_ccmode (insn, CCNOmode)
   && ix86_binary_operator_ok (, mode, operands)"
   && !(MEM_P (operands[1]) && MEM_P (operands[2]))"
  "{}\t{%2, %0|%0, %2}"
  "{}\t{%2, %0|%0, %2}"
  [(set_attr "type" "alu")
  [(set_attr "type" "alu")
   (set_attr "mode" "")])
   (set_attr "mode" "")])
 
 
(define_insn "*qi_ext_0"
(define_insn "*qi_ext_0"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.