URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gcc-4.5.1/] [gcc/] [postreload.c] - Diff between revs 280 and 378

Rev 280	Rev 378
Line 808...	Line 808...
`&& last_label_ruid < reg_state[REGNO (SET_DEST (set))].use_ruid)`	`&& last_label_ruid < reg_state[REGNO (SET_DEST (set))].use_ruid)`
`{`	`{`
`rtx reg = SET_DEST (set);`	`rtx reg = SET_DEST (set);`
`rtx plus = SET_SRC (set);`	`rtx plus = SET_SRC (set);`
`rtx base = XEXP (plus, 1);`	`rtx base = XEXP (plus, 1);`
`rtx prev = prev_nonnote_insn (insn);`	`rtx prev = prev_nonnote_nondebug_insn (insn);`
`rtx prev_set = prev ? single_set (prev) : NULL_RTX;`	`rtx prev_set = prev ? single_set (prev) : NULL_RTX;`
`unsigned int regno = REGNO (reg);`	`unsigned int regno = REGNO (reg);`
`rtx index_reg = NULL_RTX;`	`rtx index_reg = NULL_RTX;`
`rtx reg_sum = NULL_RTX;`	`rtx reg_sum = NULL_RTX;`

Line 1321...	Line 1321...
`&& reg_set_luid[regno] == reg_set_luid[REGNO (src)]`	`&& reg_set_luid[regno] == reg_set_luid[REGNO (src)]`
`&& reg_base_reg[regno] == reg_base_reg[REGNO (src)]`	`&& reg_base_reg[regno] == reg_base_reg[REGNO (src)]`
`&& MODES_OK_FOR_MOVE2ADD (GET_MODE (reg),`	`&& MODES_OK_FOR_MOVE2ADD (GET_MODE (reg),`
`reg_mode[REGNO (src)]))`	`reg_mode[REGNO (src)]))`
`{`	`{`
`rtx next = next_nonnote_insn (insn);`	`rtx next = next_nonnote_nondebug_insn (insn);`
`rtx set = NULL_RTX;`	`rtx set = NULL_RTX;`
`if (next)`	`if (next)`
`set = single_set (next);`	`set = single_set (next);`
`if (set`	`if (set`
`&& SET_DEST (set) == reg`	`&& SET_DEST (set) == reg`