OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [include/] [dis-asm.h] - Diff between revs 157 and 225

Show entire file | Details | Blame | View Log

Rev 157 Rev 225
Line 1... Line 1...
/* Interface between the opcode library and its callers.
/* Interface between the opcode library and its callers.
 
 
   Copyright 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006
   Copyright 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2009
   Free Software Foundation, Inc.
   Free Software Foundation, Inc.
 
 
   This program is free software; you can redistribute it and/or modify
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2, or (at your option)
   the Free Software Foundation; either version 2, or (at your option)
Line 37... Line 37...
 
 
  typedef int (*fprintf_ftype) (void *, const char*, ...) /*ATTRIBUTE_FPTR_PRINTF_2*/;
  typedef int (*fprintf_ftype) (void *, const char*, ...) /*ATTRIBUTE_FPTR_PRINTF_2*/;
 
 
enum dis_insn_type
enum dis_insn_type
{
{
  dis_noninsn,                  /* Not a valid instruction */
  dis_noninsn,                  /* Not a valid instruction.  */
  dis_nonbranch,                /* Not a branch instruction */
  dis_nonbranch,                /* Not a branch instruction.  */
  dis_branch,                   /* Unconditional branch */
  dis_branch,                   /* Unconditional branch.  */
  dis_condbranch,               /* Conditional branch */
  dis_condbranch,               /* Conditional branch.  */
  dis_jsr,                      /* Jump to subroutine */
  dis_jsr,                      /* Jump to subroutine.  */
  dis_condjsr,                  /* Conditional jump to subroutine */
  dis_condjsr,                  /* Conditional jump to subroutine.  */
  dis_dref,                     /* Data reference instruction */
  dis_dref,                     /* Data reference instruction.  */
  dis_dref2                     /* Two data references in instruction */
  dis_dref2                     /* Two data references in instruction.  */
};
};
 
 
/* This struct is passed into the instruction decoding routine,
/* This struct is passed into the instruction decoding routine,
   and is passed back out into each callback.  The various fields are used
   and is passed back out into each callback.  The various fields are used
   for conveying information from your main routine into your callbacks,
   for conveying information from your main routine into your callbacks,
Line 74... Line 74...
  enum bfd_architecture arch;
  enum bfd_architecture arch;
  /* The bfd_mach value.  */
  /* The bfd_mach value.  */
  unsigned long mach;
  unsigned long mach;
  /* Endianness (for bi-endian cpus).  Mono-endian cpus can ignore this.  */
  /* Endianness (for bi-endian cpus).  Mono-endian cpus can ignore this.  */
  enum bfd_endian endian;
  enum bfd_endian endian;
 
  /* Endianness of code, for mixed-endian situations such as ARM BE8.  */
 
  enum bfd_endian endian_code;
  /* An arch/mach-specific bitmask of selected instruction subsets, mainly
  /* An arch/mach-specific bitmask of selected instruction subsets, mainly
     for processors with run-time-switchable instruction sets.  The default,
     for processors with run-time-switchable instruction sets.  The default,
     zero, means that there is no constraint.  CGEN-based opcodes ports
     zero, means that there is no constraint.  CGEN-based opcodes ports
     may use ISA_foo masks.  */
     may use ISA_foo masks.  */
  void *insn_sets;
  void *insn_sets;
Line 104... Line 106...
 
 
  /* For use by the disassembler.
  /* For use by the disassembler.
     The top 16 bits are reserved for public use (and are documented here).
     The top 16 bits are reserved for public use (and are documented here).
     The bottom 16 bits are for the internal use of the disassembler.  */
     The bottom 16 bits are for the internal use of the disassembler.  */
  unsigned long flags;
  unsigned long flags;
#define INSN_HAS_RELOC  0x80000000
  /* Set if the disassembler has determined that there are one or more
 
     relocations associated with the instruction being disassembled.  */
 
#define INSN_HAS_RELOC   (1 << 31)
 
  /* Set if the user has requested the disassembly of data as well as code.  */
 
#define DISASSEMBLE_DATA (1 << 30)
 
  /* Set if the user has specifically set the machine type encoded in the
 
     mach field of this structure.  */
 
#define USER_SPECIFIED_MACHINE_TYPE (1 << 29)
 
 
 
  /* Use internally by the target specific disassembly code.  */
  void *private_data;
  void *private_data;
 
 
  /* Function used to get bytes to disassemble.  MEMADDR is the
  /* Function used to get bytes to disassemble.  MEMADDR is the
     address of the stuff to be disassembled, MYADDR is the address to
     address of the stuff to be disassembled, MYADDR is the address to
     put the bytes in, and LENGTH is the number of bytes to read.
     put the bytes in, and LENGTH is the number of bytes to read.
Line 241... Line 252...
extern int print_insn_little_arm        (bfd_vma, disassemble_info *);
extern int print_insn_little_arm        (bfd_vma, disassemble_info *);
extern int print_insn_little_mips       (bfd_vma, disassemble_info *);
extern int print_insn_little_mips       (bfd_vma, disassemble_info *);
extern int print_insn_little_or32       (bfd_vma, disassemble_info *);
extern int print_insn_little_or32       (bfd_vma, disassemble_info *);
extern int print_insn_little_powerpc    (bfd_vma, disassemble_info *);
extern int print_insn_little_powerpc    (bfd_vma, disassemble_info *);
extern int print_insn_little_score      (bfd_vma, disassemble_info *);
extern int print_insn_little_score      (bfd_vma, disassemble_info *);
 
extern int print_insn_lm32              (bfd_vma, disassemble_info *);
extern int print_insn_m32c              (bfd_vma, disassemble_info *);
extern int print_insn_m32c              (bfd_vma, disassemble_info *);
extern int print_insn_m32r              (bfd_vma, disassemble_info *);
extern int print_insn_m32r              (bfd_vma, disassemble_info *);
extern int print_insn_m68hc11           (bfd_vma, disassemble_info *);
extern int print_insn_m68hc11           (bfd_vma, disassemble_info *);
extern int print_insn_m68hc12           (bfd_vma, disassemble_info *);
extern int print_insn_m68hc12           (bfd_vma, disassemble_info *);
extern int print_insn_m68k              (bfd_vma, disassemble_info *);
extern int print_insn_m68k              (bfd_vma, disassemble_info *);
extern int print_insn_m88k              (bfd_vma, disassemble_info *);
extern int print_insn_m88k              (bfd_vma, disassemble_info *);
extern int print_insn_maxq_big          (bfd_vma, disassemble_info *);
extern int print_insn_maxq_big          (bfd_vma, disassemble_info *);
extern int print_insn_maxq_little       (bfd_vma, disassemble_info *);
extern int print_insn_maxq_little       (bfd_vma, disassemble_info *);
extern int print_insn_mcore             (bfd_vma, disassemble_info *);
extern int print_insn_mcore             (bfd_vma, disassemble_info *);
extern int print_insn_mep               (bfd_vma, disassemble_info *);
extern int print_insn_mep               (bfd_vma, disassemble_info *);
 
extern int print_insn_microblaze        (bfd_vma, disassemble_info *);
extern int print_insn_mmix              (bfd_vma, disassemble_info *);
extern int print_insn_mmix              (bfd_vma, disassemble_info *);
extern int print_insn_mn10200           (bfd_vma, disassemble_info *);
extern int print_insn_mn10200           (bfd_vma, disassemble_info *);
extern int print_insn_mn10300           (bfd_vma, disassemble_info *);
extern int print_insn_mn10300           (bfd_vma, disassemble_info *);
 
extern int print_insn_moxie             (bfd_vma, disassemble_info *);
extern int print_insn_msp430            (bfd_vma, disassemble_info *);
extern int print_insn_msp430            (bfd_vma, disassemble_info *);
extern int print_insn_mt                (bfd_vma, disassemble_info *);
extern int print_insn_mt                (bfd_vma, disassemble_info *);
extern int print_insn_ns32k             (bfd_vma, disassemble_info *);
extern int print_insn_ns32k             (bfd_vma, disassemble_info *);
extern int print_insn_openrisc          (bfd_vma, disassemble_info *);
extern int print_insn_openrisc          (bfd_vma, disassemble_info *);
extern int print_insn_pdp11             (bfd_vma, disassemble_info *);
extern int print_insn_pdp11             (bfd_vma, disassemble_info *);
Line 289... Line 303...
extern void print_i386_disassembler_options (FILE *);
extern void print_i386_disassembler_options (FILE *);
extern void print_mips_disassembler_options (FILE *);
extern void print_mips_disassembler_options (FILE *);
extern void print_ppc_disassembler_options (FILE *);
extern void print_ppc_disassembler_options (FILE *);
extern void print_arm_disassembler_options (FILE *);
extern void print_arm_disassembler_options (FILE *);
extern void parse_arm_disassembler_option (char *);
extern void parse_arm_disassembler_option (char *);
 
extern void print_s390_disassembler_options (FILE *);
extern int  get_arm_regname_num_options (void);
extern int  get_arm_regname_num_options (void);
extern int  set_arm_regname_option (int);
extern int  set_arm_regname_option (int);
extern int  get_arm_regnames (int, const char **, const char **, const char *const **);
extern int  get_arm_regnames (int, const char **, const char **, const char *const **);
extern bfd_boolean arm_symbol_is_valid (asymbol *, struct disassemble_info *);
extern bfd_boolean arm_symbol_is_valid (asymbol *, struct disassemble_info *);
 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.