OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [opcodes/] [i386-reg.tbl] - Diff between revs 157 and 225

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 157 Rev 225
Line 1... Line 1...
// i386 register table.
// i386 register table.
// Copyright 2007
// Copyright 2007, 2008
// Free Software Foundation, Inc.
// Free Software Foundation, Inc.
//
//
// This file is part of the GNU opcodes library.
// This file is part of the GNU opcodes library.
//
//
// This library is free software; you can redistribute it and/or modify
// This library is free software; you can redistribute it and/or modify
Line 186... Line 186...
xmm11, RegXMM, RegRex, 3, Dw2Inval, 28
xmm11, RegXMM, RegRex, 3, Dw2Inval, 28
xmm12, RegXMM, RegRex, 4, Dw2Inval, 29
xmm12, RegXMM, RegRex, 4, Dw2Inval, 29
xmm13, RegXMM, RegRex, 5, Dw2Inval, 30
xmm13, RegXMM, RegRex, 5, Dw2Inval, 30
xmm14, RegXMM, RegRex, 6, Dw2Inval, 31
xmm14, RegXMM, RegRex, 6, Dw2Inval, 31
xmm15, RegXMM, RegRex, 7, Dw2Inval, 32
xmm15, RegXMM, RegRex, 7, Dw2Inval, 32
 
// AVX registers.
 
ymm0, RegYMM, 0, 0, Dw2Inval, Dw2Inval
 
ymm1, RegYMM, 0, 1, Dw2Inval, Dw2Inval
 
ymm2, RegYMM, 0, 2, Dw2Inval, Dw2Inval
 
ymm3, RegYMM, 0, 3, Dw2Inval, Dw2Inval
 
ymm4, RegYMM, 0, 4, Dw2Inval, Dw2Inval
 
ymm5, RegYMM, 0, 5, Dw2Inval, Dw2Inval
 
ymm6, RegYMM, 0, 6, Dw2Inval, Dw2Inval
 
ymm7, RegYMM, 0, 7, Dw2Inval, Dw2Inval
 
ymm8, RegYMM, RegRex, 0, Dw2Inval, Dw2Inval
 
ymm9, RegYMM, RegRex, 1, Dw2Inval, Dw2Inval
 
ymm10, RegYMM, RegRex, 2, Dw2Inval, Dw2Inval
 
ymm11, RegYMM, RegRex, 3, Dw2Inval, Dw2Inval
 
ymm12, RegYMM, RegRex, 4, Dw2Inval, Dw2Inval
 
ymm13, RegYMM, RegRex, 5, Dw2Inval, Dw2Inval
 
ymm14, RegYMM, RegRex, 6, Dw2Inval, Dw2Inval
 
ymm15, RegYMM, RegRex, 7, Dw2Inval, Dw2Inval
// No type will make these registers rejected for all purposes except
// No type will make these registers rejected for all purposes except
// for addressing.  This saves creating one extra type for RIP/EIP.
// for addressing.  This saves creating one extra type for RIP/EIP.
rip, BaseIndex, RegRex64, RegRip, Dw2Inval, 16
rip, BaseIndex, RegRex64, RegRip, Dw2Inval, 16
eip, BaseIndex, RegRex64, RegEip, 8, Dw2Inval
eip, BaseIndex, RegRex64, RegEip, 8, Dw2Inval
// No type will make these registers rejected for all purposes except
// No type will make these registers rejected for all purposes except

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.