OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [opcodes/] [m32c-asm.c] - Diff between revs 157 and 225

Show entire file | Details | Blame | View Log

Rev 157 Rev 225
Line 2... Line 2...
   CGEN: Cpu tools GENerator
   CGEN: Cpu tools GENerator
 
 
   THIS FILE IS MACHINE GENERATED WITH CGEN.
   THIS FILE IS MACHINE GENERATED WITH CGEN.
   - the resultant file is machine generated, cgen-asm.in isn't
   - the resultant file is machine generated, cgen-asm.in isn't
 
 
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2005, 2007
   Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2005, 2007, 2008
   Free Software Foundation, Inc.
   Free Software Foundation, Inc.
 
 
   This file is part of libopcodes.
   This file is part of libopcodes.
 
 
   This library is free software; you can redistribute it and/or modify
   This library is free software; you can redistribute it and/or modify
Line 538... Line 538...
                               opinfo, & op_res, & value);
                               opinfo, & op_res, & value);
 
 
  if (type_addr)
  if (type_addr)
    *type_addr = op_res;
    *type_addr = op_res;
 
 
  if (op_res == CGEN_PARSE_OPERAND_ADDRESS)
  if (op_res == CGEN_PARSE_OPERAND_RESULT_QUEUED)
    {
    {
      /* This is a hack; the field cannot handle near-zero signed
      /* This is a hack; the field cannot handle near-zero signed
         offsets that CGEN wants to put in to indicate an "empty"
         offsets that CGEN wants to put in to indicate an "empty"
         operand at first.  */
         operand at first.  */
      *valuep = 2;
      *valuep = 2;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.