OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-6.8/] [opcodes/] [ppc-dis.c] - Diff between revs 157 and 225

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 157 Rev 225
Line 1... Line 1...
/* ppc-dis.c -- Disassemble PowerPC instructions
/* ppc-dis.c -- Disassemble PowerPC instructions
   Copyright 1994, 1995, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007
   Copyright 1994, 1995, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007,
   Free Software Foundation, Inc.
   2008, 2009 Free Software Foundation, Inc.
   Written by Ian Lance Taylor, Cygnus Support
   Written by Ian Lance Taylor, Cygnus Support
 
 
   This file is part of the GNU opcodes library.
   This file is part of the GNU opcodes library.
 
 
   This library is free software; you can redistribute it and/or modify
   This library is free software; you can redistribute it and/or modify
Line 21... Line 21...
   MA 02110-1301, USA.  */
   MA 02110-1301, USA.  */
 
 
#include <stdio.h>
#include <stdio.h>
#include "sysdep.h"
#include "sysdep.h"
#include "dis-asm.h"
#include "dis-asm.h"
 
#include "opintl.h"
#include "opcode/ppc.h"
#include "opcode/ppc.h"
 
 
/* This file provides several disassembler functions, all of which use
/* This file provides several disassembler functions, all of which use
   the disassembler interface defined in dis-asm.h.  Several functions
   the disassembler interface defined in dis-asm.h.  Several functions
   are provided because this file handles disassembly for the PowerPC
   are provided because this file handles disassembly for the PowerPC
   in both big and little endian mode and also for the POWER (RS/6000)
   in both big and little endian mode and also for the POWER (RS/6000)
   chip.  */
   chip.  */
 
static int print_insn_powerpc (bfd_vma, struct disassemble_info *, int,
 
                               ppc_cpu_t);
 
 
static int print_insn_powerpc (bfd_vma, struct disassemble_info *, int, int);
struct dis_private
 
{
 
  /* Stash the result of parsing disassembler_options here.  */
 
  ppc_cpu_t dialect;
 
};
 
 
 
#define POWERPC_DIALECT(INFO) \
 
  (((struct dis_private *) ((INFO)->private_data))->dialect)
 
 
 
struct ppc_mopt {
 
  const char *opt;
 
  ppc_cpu_t cpu;
 
  ppc_cpu_t sticky;
 
};
 
 
 
struct ppc_mopt ppc_opts[] = {
 
  { "403",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_403
 
                | PPC_OPCODE_32),
 
    0 },
 
  { "405",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_403
 
                | PPC_OPCODE_405 | PPC_OPCODE_32),
 
    0 },
 
  { "440",     (PPC_OPCODE_PPC | PPC_OPCODE_BOOKE | PPC_OPCODE_32
 
                | PPC_OPCODE_440 | PPC_OPCODE_ISEL | PPC_OPCODE_RFMCI),
 
    0 },
 
  { "464",     (PPC_OPCODE_PPC | PPC_OPCODE_BOOKE | PPC_OPCODE_32
 
                | PPC_OPCODE_440 | PPC_OPCODE_ISEL | PPC_OPCODE_RFMCI),
 
    0 },
 
  { "476",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ISEL
 
                | PPC_OPCODE_440 | PPC_OPCODE_476 | PPC_OPCODE_POWER4
 
                | PPC_OPCODE_POWER5),
 
    0 },
 
  { "601",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_601
 
                | PPC_OPCODE_32),
 
    0 },
 
  { "603",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_32),
 
    0 },
 
  { "604",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_32),
 
    0 },
 
  { "620",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64),
 
    0 },
 
  { "7400",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ALTIVEC
 
                | PPC_OPCODE_32),
 
    0 },
 
  { "7410",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ALTIVEC
 
                | PPC_OPCODE_32),
 
    0 },
 
  { "7450",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ALTIVEC
 
                | PPC_OPCODE_32),
 
    0 },
 
  { "7455",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ALTIVEC
 
                | PPC_OPCODE_32),
 
    0 },
 
  { "750cl",   (PPC_OPCODE_PPC | PPC_OPCODE_PPCPS)
 
    , 0 },
 
  { "a2",      (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ISEL
 
                | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_CACHELCK
 
                | PPC_OPCODE_64 | PPC_OPCODE_A2),
 
    0 },
 
  { "altivec", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC),
 
    PPC_OPCODE_ALTIVEC },
 
  { "any",     0,
 
    PPC_OPCODE_ANY },
 
  { "booke",   (PPC_OPCODE_PPC | PPC_OPCODE_BOOKE | PPC_OPCODE_32),
 
    0 },
 
  { "booke32", (PPC_OPCODE_PPC | PPC_OPCODE_BOOKE | PPC_OPCODE_32),
 
    0 },
 
  { "cell",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4 | PPC_OPCODE_CELL | PPC_OPCODE_ALTIVEC),
 
    0 },
 
  { "com",     (PPC_OPCODE_COMMON | PPC_OPCODE_32),
 
    0 },
 
  { "e300",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_32
 
                | PPC_OPCODE_E300),
 
    0 },
 
  { "e500",    (PPC_OPCODE_PPC | PPC_OPCODE_BOOKE | PPC_OPCODE_SPE
 
                | PPC_OPCODE_ISEL | PPC_OPCODE_EFS | PPC_OPCODE_BRLOCK
 
                | PPC_OPCODE_PMR | PPC_OPCODE_CACHELCK | PPC_OPCODE_RFMCI
 
                | PPC_OPCODE_E500MC),
 
    0 },
 
  { "e500mc",  (PPC_OPCODE_PPC | PPC_OPCODE_BOOKE | PPC_OPCODE_ISEL
 
                | PPC_OPCODE_PMR | PPC_OPCODE_CACHELCK | PPC_OPCODE_RFMCI
 
                | PPC_OPCODE_E500MC),
 
    0 },
 
  { "e500x2",  (PPC_OPCODE_PPC | PPC_OPCODE_BOOKE | PPC_OPCODE_SPE
 
                | PPC_OPCODE_ISEL | PPC_OPCODE_EFS | PPC_OPCODE_BRLOCK
 
                | PPC_OPCODE_PMR | PPC_OPCODE_CACHELCK | PPC_OPCODE_RFMCI
 
                | PPC_OPCODE_E500MC),
 
    0 },
 
  { "efs",     (PPC_OPCODE_PPC | PPC_OPCODE_EFS),
 
    0 },
 
  { "power4",  (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4),
 
    0 },
 
  { "power5",  (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5),
 
    0 },
 
  { "power6",  (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6
 
                | PPC_OPCODE_ALTIVEC),
 
    0 },
 
  { "power7",  (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ISEL
 
                | PPC_OPCODE_64 | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5
 
                | PPC_OPCODE_POWER6 | PPC_OPCODE_POWER7 | PPC_OPCODE_ALTIVEC
 
                | PPC_OPCODE_VSX),
 
    0 },
 
  { "ppc",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_32),
 
    0 },
 
  { "ppc32",   (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_32),
 
    0 },
 
  { "ppc64",   (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64),
 
    0 },
 
  { "ppc64bridge", (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64_BRIDGE
 
                    | PPC_OPCODE_64),
 
    0 },
 
  { "ppcps",   (PPC_OPCODE_PPC | PPC_OPCODE_PPCPS),
 
    0 },
 
  { "pwr",     (PPC_OPCODE_POWER | PPC_OPCODE_32),
 
    0 },
 
  { "pwr2",    (PPC_OPCODE_POWER | PPC_OPCODE_POWER2 | PPC_OPCODE_32),
 
    0 },
 
  { "pwr4",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4),
 
    0 },
 
  { "pwr5",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5),
 
    0 },
 
  { "pwr5x",   (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5),
 
    0 },
 
  { "pwr6",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_64
 
                | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6
 
                | PPC_OPCODE_ALTIVEC),
 
    0 },
 
  { "pwr7",    (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC | PPC_OPCODE_ISEL
 
                | PPC_OPCODE_64 | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5
 
                | PPC_OPCODE_POWER6 | PPC_OPCODE_POWER7 | PPC_OPCODE_ALTIVEC
 
                | PPC_OPCODE_VSX),
 
    0 },
 
  { "pwrx",    (PPC_OPCODE_POWER | PPC_OPCODE_POWER2 | PPC_OPCODE_32),
 
    0 },
 
  { "spe",     (PPC_OPCODE_PPC | PPC_OPCODE_EFS),
 
    PPC_OPCODE_SPE },
 
  { "vsx",     (PPC_OPCODE_PPC | PPC_OPCODE_CLASSIC),
 
    PPC_OPCODE_VSX },
 
};
 
 
 
/* Handle -m and -M options that set cpu type, and .machine arg.  */
 
 
 
ppc_cpu_t
 
ppc_parse_cpu (ppc_cpu_t ppc_cpu, const char *arg)
 
{
 
  /* Sticky bits.  */
 
  ppc_cpu_t retain_flags = ppc_cpu & (PPC_OPCODE_ALTIVEC | PPC_OPCODE_VSX
 
                                      | PPC_OPCODE_SPE | PPC_OPCODE_ANY);
 
  unsigned int i;
 
 
 
  for (i = 0; i < sizeof (ppc_opts) / sizeof (ppc_opts[0]); i++)
 
    if (strcmp (ppc_opts[i].opt, arg) == 0)
 
      {
 
        if (ppc_opts[i].sticky)
 
          {
 
            retain_flags |= ppc_opts[i].sticky;
 
            if ((ppc_cpu & ~(PPC_OPCODE_ALTIVEC | PPC_OPCODE_VSX
 
                             | PPC_OPCODE_SPE | PPC_OPCODE_ANY)) != 0)
 
              break;
 
          }
 
        ppc_cpu = ppc_opts[i].cpu;
 
        break;
 
      }
 
  if (i >= sizeof (ppc_opts) / sizeof (ppc_opts[0]))
 
    return 0;
 
 
 
  ppc_cpu |= retain_flags;
 
  return ppc_cpu;
 
}
 
 
/* Determine which set of machines to disassemble for.  PPC403/601 or
/* Determine which set of machines to disassemble for.  */
   BookE.  For convenience, also disassemble instructions supported
 
   by the AltiVec vector unit.  */
 
 
 
static int
static int
powerpc_dialect (struct disassemble_info *info)
powerpc_init_dialect (struct disassemble_info *info)
{
{
  int dialect = PPC_OPCODE_PPC;
  ppc_cpu_t dialect = 0;
 
  char *arg;
  if (BFD_DEFAULT_TARGET_SIZE == 64)
  struct dis_private *priv = calloc (sizeof (*priv), 1);
    dialect |= PPC_OPCODE_64;
 
 
 
  if (info->disassembler_options
 
      && strstr (info->disassembler_options, "ppcps") != NULL)
 
    dialect |= PPC_OPCODE_PPCPS;
 
  else if (info->disassembler_options
 
      && strstr (info->disassembler_options, "booke") != NULL)
 
    dialect |= PPC_OPCODE_BOOKE | PPC_OPCODE_BOOKE64;
 
  else if ((info->mach == bfd_mach_ppc_e500)
 
           || (info->disassembler_options
 
               && strstr (info->disassembler_options, "e500") != NULL))
 
    dialect |= (PPC_OPCODE_BOOKE
 
                | PPC_OPCODE_SPE | PPC_OPCODE_ISEL
 
                | PPC_OPCODE_EFS | PPC_OPCODE_BRLOCK
 
                | PPC_OPCODE_PMR | PPC_OPCODE_CACHELCK
 
                | PPC_OPCODE_RFMCI);
 
  else if (info->disassembler_options
 
           && strstr (info->disassembler_options, "efs") != NULL)
 
    dialect |= PPC_OPCODE_EFS;
 
  else if (info->disassembler_options
 
           && strstr (info->disassembler_options, "e300") != NULL)
 
    dialect |= PPC_OPCODE_E300 | PPC_OPCODE_CLASSIC | PPC_OPCODE_COMMON;
 
  else if (info->disassembler_options
 
           && strstr (info->disassembler_options, "440") != NULL)
 
    dialect |= PPC_OPCODE_BOOKE | PPC_OPCODE_32
 
      | PPC_OPCODE_440 | PPC_OPCODE_ISEL | PPC_OPCODE_RFMCI;
 
  else
 
    dialect |= (PPC_OPCODE_403 | PPC_OPCODE_601 | PPC_OPCODE_CLASSIC
 
                | PPC_OPCODE_COMMON | PPC_OPCODE_ALTIVEC);
 
 
 
  if (info->disassembler_options
  if (priv == NULL)
      && strstr (info->disassembler_options, "power4") != NULL)
    return FALSE;
    dialect |= PPC_OPCODE_POWER4;
 
 
 
  if (info->disassembler_options
  arg = info->disassembler_options;
      && strstr (info->disassembler_options, "power5") != NULL)
  while (arg != NULL)
    dialect |= PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5;
    {
 
      ppc_cpu_t new_cpu = 0;
 
      char *end = strchr (arg, ',');
 
 
  if (info->disassembler_options
      if (end != NULL)
      && strstr (info->disassembler_options, "cell") != NULL)
        *end = 0;
    dialect |= PPC_OPCODE_POWER4 | PPC_OPCODE_CELL | PPC_OPCODE_ALTIVEC;
 
 
 
  if (info->disassembler_options
      if ((new_cpu = ppc_parse_cpu (dialect, arg)) != 0)
      && strstr (info->disassembler_options, "power6") != NULL)
        dialect = new_cpu;
    dialect |= PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6 | PPC_OPCODE_ALTIVEC;
      else if (strcmp (arg, "32") == 0)
 
        {
 
          dialect &= ~PPC_OPCODE_64;
 
          dialect |= PPC_OPCODE_32;
 
        }
 
      else if (strcmp (arg, "64") == 0)
 
        {
 
          dialect |= PPC_OPCODE_64;
 
          dialect &= ~PPC_OPCODE_32;
 
        }
 
      else
 
        fprintf (stderr, _("warning: ignoring unknown -M%s option\n"), arg);
 
 
  if (info->disassembler_options
      if (end != NULL)
      && strstr (info->disassembler_options, "any") != NULL)
        *end++ = ',';
    dialect |= PPC_OPCODE_ANY;
      arg = end;
 
    }
 
 
  if (info->disassembler_options)
  if ((dialect & ~(PPC_OPCODE_32 | PPC_OPCODE_64)) == 0)
    {
    {
      if (strstr (info->disassembler_options, "32") != NULL)
      if (info->mach == bfd_mach_ppc64)
        dialect &= ~PPC_OPCODE_64;
 
      else if (strstr (info->disassembler_options, "64") != NULL)
 
        dialect |= PPC_OPCODE_64;
        dialect |= PPC_OPCODE_64;
 
      else
 
        dialect |= PPC_OPCODE_32;
 
      /* Choose a reasonable default.  */
 
      dialect |= (PPC_OPCODE_PPC | PPC_OPCODE_COMMON | PPC_OPCODE_CLASSIC
 
                  | PPC_OPCODE_601 | PPC_OPCODE_ALTIVEC);
    }
    }
 
 
  info->private_data = (char *) 0 + dialect;
  info->private_data = priv;
  return dialect;
  POWERPC_DIALECT(info) = dialect;
 
 
 
  return TRUE;
}
}
 
 
/* Print a big endian PowerPC instruction.  */
/* Print a big endian PowerPC instruction.  */
 
 
int
int
print_insn_big_powerpc (bfd_vma memaddr, struct disassemble_info *info)
print_insn_big_powerpc (bfd_vma memaddr, struct disassemble_info *info)
{
{
  int dialect = (char *) info->private_data - (char *) 0;
  if (info->private_data == NULL && !powerpc_init_dialect (info))
  return print_insn_powerpc (memaddr, info, 1, dialect);
    return -1;
 
  return print_insn_powerpc (memaddr, info, 1, POWERPC_DIALECT(info));
}
}
 
 
/* Print a little endian PowerPC instruction.  */
/* Print a little endian PowerPC instruction.  */
 
 
int
int
print_insn_little_powerpc (bfd_vma memaddr, struct disassemble_info *info)
print_insn_little_powerpc (bfd_vma memaddr, struct disassemble_info *info)
{
{
  int dialect = (char *) info->private_data - (char *) 0;
  if (info->private_data == NULL && !powerpc_init_dialect (info))
  return print_insn_powerpc (memaddr, info, 0, dialect);
    return -1;
 
  return print_insn_powerpc (memaddr, info, 0, POWERPC_DIALECT(info));
}
}
 
 
/* Print a POWER (RS/6000) instruction.  */
/* Print a POWER (RS/6000) instruction.  */
 
 
int
int
Line 133... Line 299...
 
 
/* Extract the operand value from the PowerPC or POWER instruction.  */
/* Extract the operand value from the PowerPC or POWER instruction.  */
 
 
static long
static long
operand_value_powerpc (const struct powerpc_operand *operand,
operand_value_powerpc (const struct powerpc_operand *operand,
                       unsigned long insn, int dialect)
                       unsigned long insn, ppc_cpu_t dialect)
{
{
  long value;
  long value;
  int invalid;
  int invalid;
  /* Extract the value from the instruction.  */
  /* Extract the value from the instruction.  */
  if (operand->extract)
  if (operand->extract)
Line 163... Line 329...
 
 
/* Determine whether the optional operand(s) should be printed.  */
/* Determine whether the optional operand(s) should be printed.  */
 
 
static int
static int
skip_optional_operands (const unsigned char *opindex,
skip_optional_operands (const unsigned char *opindex,
                        unsigned long insn, int dialect)
                        unsigned long insn, ppc_cpu_t dialect)
{
{
  const struct powerpc_operand *operand;
  const struct powerpc_operand *operand;
 
 
  for (; *opindex != 0; opindex++)
  for (; *opindex != 0; opindex++)
    {
    {
Line 185... Line 351...
 
 
static int
static int
print_insn_powerpc (bfd_vma memaddr,
print_insn_powerpc (bfd_vma memaddr,
                    struct disassemble_info *info,
                    struct disassemble_info *info,
                    int bigendian,
                    int bigendian,
                    int dialect)
                    ppc_cpu_t dialect)
{
{
  bfd_byte buffer[4];
  bfd_byte buffer[4];
  int status;
  int status;
  unsigned long insn;
  unsigned long insn;
  const struct powerpc_opcode *opcode;
  const struct powerpc_opcode *opcode;
  const struct powerpc_opcode *opcode_end;
  const struct powerpc_opcode *opcode_end;
  unsigned long op;
  unsigned long op;
 
  ppc_cpu_t dialect_orig = dialect;
  if (dialect == 0)
 
    dialect = powerpc_dialect (info);
 
 
 
  status = (*info->read_memory_func) (memaddr, buffer, 4, info);
  status = (*info->read_memory_func) (memaddr, buffer, 4, info);
  if (status != 0)
  if (status != 0)
    {
    {
      (*info->memory_error_func) (status, memaddr, info);
      (*info->memory_error_func) (status, memaddr, info);
Line 233... Line 397...
        break;
        break;
      if (op > table_op)
      if (op > table_op)
        continue;
        continue;
 
 
      if ((insn & opcode->mask) != opcode->opcode
      if ((insn & opcode->mask) != opcode->opcode
          || (opcode->flags & dialect) == 0)
          || (opcode->flags & dialect) == 0
 
          || (opcode->deprecated & dialect_orig) != 0)
        continue;
        continue;
 
 
      /* Make two passes over the operands.  First see if any of them
      /* Make two passes over the operands.  First see if any of them
         have extraction functions, and, if they do, make sure the
         have extraction functions, and, if they do, make sure the
         instruction is valid.  */
         instruction is valid.  */
Line 298... Line 463...
            (*info->fprintf_func) (info->stream, "r%ld", value);
            (*info->fprintf_func) (info->stream, "r%ld", value);
          else if ((operand->flags & PPC_OPERAND_FPR) != 0)
          else if ((operand->flags & PPC_OPERAND_FPR) != 0)
            (*info->fprintf_func) (info->stream, "f%ld", value);
            (*info->fprintf_func) (info->stream, "f%ld", value);
          else if ((operand->flags & PPC_OPERAND_VR) != 0)
          else if ((operand->flags & PPC_OPERAND_VR) != 0)
            (*info->fprintf_func) (info->stream, "v%ld", value);
            (*info->fprintf_func) (info->stream, "v%ld", value);
 
          else if ((operand->flags & PPC_OPERAND_VSR) != 0)
 
            (*info->fprintf_func) (info->stream, "vs%ld", value);
          else if ((operand->flags & PPC_OPERAND_RELATIVE) != 0)
          else if ((operand->flags & PPC_OPERAND_RELATIVE) != 0)
            (*info->print_address_func) (memaddr + value, info);
            (*info->print_address_func) (memaddr + value, info);
          else if ((operand->flags & PPC_OPERAND_ABSOLUTE) != 0)
          else if ((operand->flags & PPC_OPERAND_ABSOLUTE) != 0)
            (*info->print_address_func) ((bfd_vma) value & 0xffffffff, info);
            (*info->print_address_func) ((bfd_vma) value & 0xffffffff, info);
          else if ((operand->flags & PPC_OPERAND_CR) == 0
          else if ((operand->flags & PPC_OPERAND_FSL) != 0)
                   || (dialect & PPC_OPCODE_PPC) == 0)
            (*info->fprintf_func) (info->stream, "fsl%ld", value);
 
          else if ((operand->flags & PPC_OPERAND_FCR) != 0)
 
            (*info->fprintf_func) (info->stream, "fcr%ld", value);
 
          else if ((operand->flags & PPC_OPERAND_UDI) != 0)
            (*info->fprintf_func) (info->stream, "%ld", value);
            (*info->fprintf_func) (info->stream, "%ld", value);
          else
          else if ((operand->flags & PPC_OPERAND_CR) != 0
 
                   && (dialect & PPC_OPCODE_PPC) != 0)
            {
            {
              if (operand->bitm == 7)
              if (operand->bitm == 7)
                (*info->fprintf_func) (info->stream, "cr%ld", value);
                (*info->fprintf_func) (info->stream, "cr%ld", value);
              else
              else
                {
                {
Line 322... Line 493...
                    (*info->fprintf_func) (info->stream, "4*cr%d+", cr);
                    (*info->fprintf_func) (info->stream, "4*cr%d+", cr);
                  cc = value & 3;
                  cc = value & 3;
                  (*info->fprintf_func) (info->stream, "%s", cbnames[cc]);
                  (*info->fprintf_func) (info->stream, "%s", cbnames[cc]);
                }
                }
            }
            }
 
          else
 
            (*info->fprintf_func) (info->stream, "%ld", value);
 
 
          if (need_paren)
          if (need_paren)
            {
            {
              (*info->fprintf_func) (info->stream, ")");
              (*info->fprintf_func) (info->stream, ")");
              need_paren = 0;
              need_paren = 0;
Line 357... Line 530...
}
}
 
 
void
void
print_ppc_disassembler_options (FILE *stream)
print_ppc_disassembler_options (FILE *stream)
{
{
  fprintf (stream, "\n\
  unsigned int i, col;
 
 
 
  fprintf (stream, _("\n\
The following PPC specific disassembler options are supported for use with\n\
The following PPC specific disassembler options are supported for use with\n\
the -M switch:\n");
the -M switch:\n"));
 
 
  fprintf (stream, "  booke|booke32|booke64    Disassemble the BookE instructions\n");
  for (col = 0, i = 0; i < sizeof (ppc_opts) / sizeof (ppc_opts[0]); i++)
  fprintf (stream, "  e300                     Disassemble the e300 instructions\n");
    {
  fprintf (stream, "  e500|e500x2              Disassemble the e500 instructions\n");
      col += fprintf (stream, " %s,", ppc_opts[i].opt);
  fprintf (stream, "  440                      Disassemble the 440 instructions\n");
      if (col > 66)
  fprintf (stream, "  efs                      Disassemble the EFS instructions\n");
        {
  fprintf (stream, "  ppcps                    Disassemble the PowerPC paired singles instructions\n");
          fprintf (stream, "\n");
  fprintf (stream, "  power4                   Disassemble the Power4 instructions\n");
          col = 0;
  fprintf (stream, "  power5                   Disassemble the Power5 instructions\n");
        }
  fprintf (stream, "  power6                   Disassemble the Power6 instructions\n");
    }
  fprintf (stream, "  32                       Do not disassemble 64-bit instructions\n");
  fprintf (stream, " 32, 64\n");
  fprintf (stream, "  64                       Allow disassembly of 64-bit instructions\n");
 
}
}
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.