URL
https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 237 |
Rev 244 |
Line 1... |
Line 1... |
|
2010-08-19 Jeremy Bennett
|
|
|
|
* wrapper.c: OR32_SIM_DEBUG added to control debug messages.
|
|
(sim_close, sim_load, sim_create_inferior, sim_fetch_register)
|
|
(sim_stop): Debug statement added.
|
|
(sim_read, sim_write): Debug statements now controlled by
|
|
OR32_SIM_DEBUG.
|
|
(sim_store_register, sim_resume): Debug statement added and
|
|
existing debug statements now controlled by OR32_SIM_DEBUG.
|
|
|
|
2010-08-15 Jeremy Bennett
|
|
|
|
* wrapper.c (sim_open): Assign result of or1ksim_init correctly.
|
|
(sim_fetch_register): Return correct length on success.
|
|
|
2010-08-04 Jeremy Bennett
|
2010-08-04 Jeremy Bennett
|
|
|
* wrapper.c (sim_resume): Only set the NPC back on a true
|
* wrapper.c (sim_resume): Only set the NPC back on a true
|
breakpoint, not a single step. Clear the single step flag if NOT
|
breakpoint, not a single step. Clear the single step flag if NOT
|
stepping before unstalling.
|
stepping before unstalling.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.