OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [gnu-src/] [gdb-7.2/] [gdb/] [or32-tdep.c] - Diff between revs 522 and 524

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 522 Rev 524
Line 598... Line 598...
                    int             regnum)
                    int             regnum)
{
{
  static char *or32_gdb_reg_names[OR32_TOTAL_NUM_REGS] =
  static char *or32_gdb_reg_names[OR32_TOTAL_NUM_REGS] =
    {
    {
      /* general purpose registers */
      /* general purpose registers */
      "r0",  "sp",  "fp",  "r3",  "r4",  "r5",  "r6",  "r7",
      "r0",  "r1",  "r2",  "r3",  "r4",  "r5",  "r6",  "r7",
      "r8",  "lr",  "r10", "r11", "r12", "r13", "r14", "r15",
      "r8",  "r9",  "r10", "r11", "r12", "r13", "r14", "r15",
      "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23",
      "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23",
      "r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31",
      "r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31",
 
 
      /* previous program counter, next program counter and status register */
      /* previous program counter, next program counter and status register */
      "ppc",   "pc",   "sr"
      "ppc",   "npc",   "sr"
 
 
      /* Floating point and vector registers may appear as pseudo registers in
      /* Floating point and vector registers may appear as pseudo registers in
         the future. */
         the future. */
    };
    };
 
 
Line 969... Line 969...
 
 
static CORE_ADDR
static CORE_ADDR
or32_unwind_pc (struct gdbarch    *gdbarch,
or32_unwind_pc (struct gdbarch    *gdbarch,
                struct frame_info *next_frame)
                struct frame_info *next_frame)
{
{
 
  if (frame_debug)
 
    {
 
      fprintf_unfiltered (gdb_stdlog, "or32_unwind_pc, next_frame=%d\n",
 
                          frame_relative_level (next_frame));
 
    }
 
 
  CORE_ADDR pc = frame_unwind_register_unsigned (next_frame, OR32_NPC_REGNUM);
  CORE_ADDR pc = frame_unwind_register_unsigned (next_frame, OR32_NPC_REGNUM);
 
 
  if (frame_debug)
  if (frame_debug)
    {
    {
      fprintf_unfiltered (gdb_stdlog,
      fprintf_unfiltered (gdb_stdlog, "or32_unwind_pc, pc=0x%p\n", (void *) pc);
                          "or32_unwind_pc, next_frame = 0x%p, pc = 0x%p\n",
 
                          next_frame, (void *) pc);
 
    }
    }
 
 
  return pc;
  return pc;
 
 
}       /* or32_unwind_pc() */
}       /* or32_unwind_pc() */
Line 998... Line 1002...
 
 
static CORE_ADDR
static CORE_ADDR
or32_unwind_sp (struct gdbarch    *gdbarch,
or32_unwind_sp (struct gdbarch    *gdbarch,
                struct frame_info *next_frame)
                struct frame_info *next_frame)
{
{
 
  if (frame_debug)
 
    {
 
      fprintf_unfiltered (gdb_stdlog, "or32_unwind_sp, next_frame=%d\n",
 
                          frame_relative_level (next_frame));
 
    }
 
 
  CORE_ADDR sp = frame_unwind_register_unsigned (next_frame, OR32_SP_REGNUM);
  CORE_ADDR sp = frame_unwind_register_unsigned (next_frame, OR32_SP_REGNUM);
 
 
  if (frame_debug)
  if (frame_debug)
    {
    {
      fprintf_unfiltered (gdb_stdlog,
      fprintf_unfiltered (gdb_stdlog, "or32_unwind_sp, sp=0x%p\n", (void *) sp);
                          "or32_unwind_sp, next_frame = 0x%p, sp = 0x%p\n",
 
                          next_frame, (void *) sp);
 
    }
    }
 
 
  return sp;
  return sp;
 
 
}       /* or32_unwind_sp() */
}       /* or32_unwind_sp() */

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.