URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1200/] [doc/] [openrisc1200_spec.txt] - Diff between revs 808 and 809
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
| Rev 808 |
Rev 809 |
| Line 42... |
Line 42... |
Reset address clarification
|
Reset address clarification
|
|
|
v0.12 | 13/9/11 | Julius Baxter | Addition of extension instructions
|
v0.12 | 13/9/11 | Julius Baxter | Addition of extension instructions
|
l.extbs, l.extbz, l.exths, l.exthz, l.extws and l.extwz. Range exception
|
l.extbs, l.extbz, l.exths, l.exthz, l.extws and l.extwz. Range exception
|
support, overflow bit in supervision register.
|
support, overflow bit in supervision register.
|
|
|
v0.13 | 27/5/12 | Julius Baxter | Addition of support for delay-slot
|
v0.13 | 27/5/12 | Julius Baxter | Addition of support for delay-slot
|
exception indicator bit in supervision register
|
exception indicator bit in supervision register
|
__vend__
|
__vend__
|
////
|
////
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
