OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_alu.v] - Diff between revs 788 and 802

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 788 Rev 802
Line 245... Line 245...
`ifdef OR1200_IMPL_ALU_EXT
`ifdef OR1200_IMPL_ALU_EXT
                `OR1200_ALUOP_EXTHB  : begin
                `OR1200_ALUOP_EXTHB  : begin
                                result = extended;
                                result = extended;
                end
                end
                `OR1200_ALUOP_EXTW  : begin
                `OR1200_ALUOP_EXTW  : begin
                                result = extended;
                                result = a;
                end
                end
`endif
`endif
                `OR1200_ALUOP_MOVHI : begin
                `OR1200_ALUOP_MOVHI : begin
                                if (macrc_op) begin
                                if (macrc_op) begin
                                        result = mult_mac_result;
                                        result = mult_mac_result;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.