OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_alu.v] - Diff between revs 401 and 481

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 401	Rev 481
Line 193...	Line 193...
`result = a ^ b;`	`result = a ^ b;`
`end`	`end`
`OR1200_ALUOP_OR : begin	`OR1200_ALUOP_OR : begin
`result = a \| b;`	`result = a \| b;`
`end`	`end`
`OR1200_ALUOP_IMM : begin
`result = b;`
`end`
`OR1200_ALUOP_MOVHI : begin	`OR1200_ALUOP_MOVHI : begin
`if (macrc_op) begin`	`if (macrc_op) begin`
`result = mult_mac_result;`	`result = mult_mac_result;`
`end`	`end`
`else begin`	`else begin`
Line 209...	Line 206...
`ifdef OR1200_MULT_IMPLEMENTED	`ifdef OR1200_MULT_IMPLEMENTED
`ifdef OR1200_DIV_IMPLEMENTED	`ifdef OR1200_DIV_IMPLEMENTED
`OR1200_ALUOP_DIV,	`OR1200_ALUOP_DIV,
`OR1200_ALUOP_DIVU,	`OR1200_ALUOP_DIVU,
`endif	`endif
`OR1200_ALUOP_MUL : begin	`OR1200_ALUOP_MUL,
	`OR1200_ALUOP_MULU : begin
`result = mult_mac_result;`	`result = mult_mac_result;`
`end`	`end`
`endif	`endif
`OR1200_ALUOP_CMOV: begin	`OR1200_ALUOP_CMOV: begin
`result = flag ? a : b;`	`result = flag ? a : b;`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.