OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_cfgr.v] - Diff between revs 10 and 141

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 141
Line 41... Line 41...
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: or1200_cfgr.v,v $
 
// Revision 2.0  2010/06/30 11:00:00  ORSoC
 
// No update 
 
//
 
// Revision 1.4  2004/06/08 18:17:36  lampret
 
// Non-functional changes. Coding style fixes.
 
//
// Revision 1.3  2002/03/29 15:16:54  lampret
// Revision 1.3  2002/03/29 15:16:54  lampret
// Some of the warnings fixed.
// Some of the warnings fixed.
//
//
// Revision 1.2  2002/01/14 06:18:22  lampret
// Revision 1.2  2002/01/14 06:18:22  lampret
// Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.
// Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.
Line 196... Line 202...
// When configuration registers are not implemented, only
// When configuration registers are not implemented, only
// implement VR and UPR
// implement VR and UPR
//
//
always @(spr_addr)
always @(spr_addr)
`ifdef OR1200_SYS_FULL_DECODE
`ifdef OR1200_SYS_FULL_DECODE
        if (!spr_addr[31:4])
        if (spr_addr[31:4] == 28'h0)
`endif
`endif
                case(spr_addr[3:0])
                case(spr_addr[3:0])
                        `OR1200_SPRGRP_SYS_VR: begin
                        `OR1200_SPRGRP_SYS_VR: begin
                                spr_dat_o[`OR1200_VR_REV_BITS] = `OR1200_VR_REV;
                                spr_dat_o[`OR1200_VR_REV_BITS] = `OR1200_VR_REV;
                                spr_dat_o[`OR1200_VR_RES1_BITS] = `OR1200_VR_RES1;
                                spr_dat_o[`OR1200_VR_RES1_BITS] = `OR1200_VR_RES1;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.