OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_dc_ram.v] - Diff between revs 10 and 141

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 141
Line 42... Line 42...
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: or1200_dc_ram.v,v $
 
// Revision 2.0  2010/06/30 11:00:00  ORSoC
 
// Minor update: 
 
// Coding style changed.
 
//
 
// Revision 1.6  2004/06/08 18:17:36  lampret
 
// Non-functional changes. Coding style fixes.
 
//
// Revision 1.5  2004/04/05 08:29:57  lampret
// Revision 1.5  2004/04/05 08:29:57  lampret
// Merged branch_qmem into main tree.
// Merged branch_qmem into main tree.
//
//
// Revision 1.2.4.2  2003/12/10 15:28:28  simons
// Revision 1.2.4.2  2003/12/10 15:28:28  simons
// Support for ram with byte selects added.
// Support for ram with byte selects added.
Line 132... Line 139...
 
 
//
//
// Instantiation of RAM block
// Instantiation of RAM block
//
//
`ifdef OR1200_DC_1W_4KB
`ifdef OR1200_DC_1W_4KB
or1200_spram_1024x32_bw dc_ram(
   or1200_spram_32_bw #
 
     (
 
      .aw(10),
 
      .dw(32)
 
      )
`endif
`endif
`ifdef OR1200_DC_1W_8KB
`ifdef OR1200_DC_1W_8KB
or1200_spram_2048x32_bw dc_ram(
   or1200_spram_32_bw #
 
     (
 
      .aw(11),
 
      .dw(32)
 
      )
`endif
`endif
 
   dc_ram
 
     (
`ifdef OR1200_BIST
`ifdef OR1200_BIST
        // RAM BIST
        // RAM BIST
        .mbist_si_i(mbist_si_i),
        .mbist_si_i(mbist_si_i),
        .mbist_so_o(mbist_so_o),
        .mbist_so_o(mbist_so_o),
        .mbist_ctrl_i(mbist_ctrl_i),
        .mbist_ctrl_i(mbist_ctrl_i),
`endif
`endif
        .clk(clk),
        .clk(clk),
        .rst(rst),
 
        .ce(en),
        .ce(en),
        .we(we),
        .we(we),
        .oe(1'b1),
 
        .addr(addr),
        .addr(addr),
        .di(datain),
        .di(datain),
        .doq(dataout)
        .doq(dataout)
);
);
`endif
`endif
endmodule
 
 
endmodule // or1200_dc_ram
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.