| Line 357... |
Line 357... |
//`define OR1200_IMPL_ALU_ROTATE
|
//`define OR1200_IMPL_ALU_ROTATE
|
|
|
//
|
//
|
// Type of ALU compare to implement
|
// Type of ALU compare to implement
|
//
|
//
|
// Try either one to find what yields
|
// Try to find which synthesizes with
|
// higher clock frequencyin your case.
|
// most efficient logic use or highest speed.
|
//
|
//
|
//`define OR1200_IMPL_ALU_COMP1
|
//`define OR1200_IMPL_ALU_COMP1
|
`define OR1200_IMPL_ALU_COMP2
|
//`define OR1200_IMPL_ALU_COMP2
|
|
`define OR1200_IMPL_ALU_COMP3
|
|
|
//
|
//
|
// Implement Find First/Last '1'
|
// Implement Find First/Last '1'
|
//
|
//
|
`define OR1200_IMPL_ALU_FFL1
|
`define OR1200_IMPL_ALU_FFL1
|
| Line 1656... |
Line 1657... |
`define OR1200_DMMUCFGR_NTW 2'h0 // 1 TLB way
|
`define OR1200_DMMUCFGR_NTW 2'h0 // 1 TLB way
|
`define OR1200_DMMUCFGR_NTS 3'h`OR1200_DTLB_INDXW // Num TLB sets
|
`define OR1200_DMMUCFGR_NTS 3'h`OR1200_DTLB_INDXW // Num TLB sets
|
`define OR1200_DMMUCFGR_NAE 3'h0 // No ATB entries
|
`define OR1200_DMMUCFGR_NAE 3'h0 // No ATB entries
|
`define OR1200_DMMUCFGR_CRI 1'b0 // No control register
|
`define OR1200_DMMUCFGR_CRI 1'b0 // No control register
|
`define OR1200_DMMUCFGR_PRI 1'b0 // No protection reg
|
`define OR1200_DMMUCFGR_PRI 1'b0 // No protection reg
|
`define OR1200_DMMUCFGR_TEIRI 1'b1 // TLB entry inv reg impl.
|
`define OR1200_DMMUCFGR_TEIRI 1'b0 // TLB entry inv reg NOT impl.
|
`define OR1200_DMMUCFGR_HTR 1'b0 // No HW TLB reload
|
`define OR1200_DMMUCFGR_HTR 1'b0 // No HW TLB reload
|
`define OR1200_DMMUCFGR_RES1 20'h00000
|
`define OR1200_DMMUCFGR_RES1 20'h00000
|
`endif
|
`endif
|
|
|
// IMMUCFGR fields
|
// IMMUCFGR fields
|
| Line 1687... |
Line 1688... |
`define OR1200_IMMUCFGR_NTW 2'h0 // 1 TLB way
|
`define OR1200_IMMUCFGR_NTW 2'h0 // 1 TLB way
|
`define OR1200_IMMUCFGR_NTS 3'h`OR1200_ITLB_INDXW // Num TLB sets
|
`define OR1200_IMMUCFGR_NTS 3'h`OR1200_ITLB_INDXW // Num TLB sets
|
`define OR1200_IMMUCFGR_NAE 3'h0 // No ATB entry
|
`define OR1200_IMMUCFGR_NAE 3'h0 // No ATB entry
|
`define OR1200_IMMUCFGR_CRI 1'b0 // No control reg
|
`define OR1200_IMMUCFGR_CRI 1'b0 // No control reg
|
`define OR1200_IMMUCFGR_PRI 1'b0 // No protection reg
|
`define OR1200_IMMUCFGR_PRI 1'b0 // No protection reg
|
`define OR1200_IMMUCFGR_TEIRI 1'b1 // TLB entry inv reg impl
|
`define OR1200_IMMUCFGR_TEIRI 1'b0 // TLB entry inv reg NOT impl
|
`define OR1200_IMMUCFGR_HTR 1'b0 // No HW TLB reload
|
`define OR1200_IMMUCFGR_HTR 1'b0 // No HW TLB reload
|
`define OR1200_IMMUCFGR_RES1 20'h00000
|
`define OR1200_IMMUCFGR_RES1 20'h00000
|
`endif
|
`endif
|
|
|
// DCCFGR fields
|
// DCCFGR fields
|
