OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_defines.v] - Diff between revs 643 and 808

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 643 Rev 808
Line 1528... Line 1528... 
 
 
 
 
// VR values
 
// VR values
 
`define OR1200_VR_REV                   6'h08
 
`define OR1200_VR_REV                   6'h08
 
`define OR1200_VR_RES1                  10'h000
 
`define OR1200_VR_RES1                  10'h000
 
`define OR1200_VR_CFG                   8'h00
 
`define OR1200_VR_CFG                   8'h00
 
`define OR1200_VR_VER                   8'h12
 
`define OR1200_VR_VER                   8'h13
 
 
 
 
 
// UPR fields
 
// UPR fields
 
`define OR1200_UPR_UP_BITS              0
 
`define OR1200_UPR_UP_BITS              0
 
`define OR1200_UPR_DCP_BITS             1
 
`define OR1200_UPR_DCP_BITS             1
 
`define OR1200_UPR_ICP_BITS             2
 
`define OR1200_UPR_ICP_BITS             2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.