OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_dpram_32x32.v] - Diff between revs 10 and 141

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10 Rev 141
Line 60... Line 60...
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
// CVS Revision History
//
//
// $Log: not supported by cvs2svn $
// $Log: or1200_dpram_32x32.v,v $
 
// Revision 2.0  2010/06/30 11:00:00  ORSoC
 
// Minor update: 
 
// Coding style changed.
 
//
 
// Revision 1.10  2005/10/19 11:37:56  jcastillo
 
// Added support for RAMB16 Xilinx4/Spartan3 primitives
 
//
// Revision 1.9  2004/06/08 18:15:48  lampret
// Revision 1.9  2004/06/08 18:15:48  lampret
// Changed behavior of the simulation generic models
// Changed behavior of the simulation generic models
//
//
// Revision 1.8  2004/04/05 08:29:57  lampret
// Revision 1.8  2004/04/05 08:29:57  lampret
// Merged branch_qmem into main tree.
// Merged branch_qmem into main tree.
Line 374... Line 381...
//
//
// Block 0
// Block 0
//
//
RAMB4_S16_S16 ramb4_s16_0(
RAMB4_S16_S16 ramb4_s16_0(
        .CLKA(clk_a),
        .CLKA(clk_a),
        .RSTA(rst_a),
        .RSTA(1'b0),
        .ADDRA({3'b000, addr_a}),
        .ADDRA({3'b000, addr_a}),
        .DIA(16'h0000),
        .DIA(16'h0000),
        .ENA(ce_a),
        .ENA(ce_a),
        .WEA(1'b0),
        .WEA(1'b0),
        .DOA(do_a[15:0]),
        .DOA(do_a[15:0]),
 
 
        .CLKB(clk_b),
        .CLKB(clk_b),
        .RSTB(rst_b),
        .RSTB(1'b0),
        .ADDRB({3'b000, addr_b}),
        .ADDRB({3'b000, addr_b}),
        .DIB(di_b[15:0]),
        .DIB(di_b[15:0]),
        .ENB(ce_b),
        .ENB(ce_b),
        .WEB(we_b),
        .WEB(we_b),
        .DOB()
        .DOB()
Line 395... Line 402...
//
//
// Block 1
// Block 1
//
//
RAMB4_S16_S16 ramb4_s16_1(
RAMB4_S16_S16 ramb4_s16_1(
        .CLKA(clk_a),
        .CLKA(clk_a),
        .RSTA(rst_a),
        .RSTA(1'b0),
        .ADDRA({3'b000, addr_a}),
        .ADDRA({3'b000, addr_a}),
        .DIA(16'h0000),
        .DIA(16'h0000),
        .ENA(ce_a),
        .ENA(ce_a),
        .WEA(1'b0),
        .WEA(1'b0),
        .DOA(do_a[31:16]),
        .DOA(do_a[31:16]),
 
 
        .CLKB(clk_b),
        .CLKB(clk_b),
        .RSTB(rst_b),
        .RSTB(1'b0),
        .ADDRB({3'b000, addr_b}),
        .ADDRB({3'b000, addr_b}),
        .DIB(di_b[31:16]),
        .DIB(di_b[31:16]),
        .ENB(ce_b),
        .ENB(ce_b),
        .WEB(we_b),
        .WEB(we_b),
        .DOB()
        .DOB()
Line 425... Line 432...
// Added By Nir Mor
// Added By Nir Mor
//
//
 
 
RAMB16_S36_S36 ramb16_s36_s36(
RAMB16_S36_S36 ramb16_s36_s36(
        .CLKA(clk_a),
        .CLKA(clk_a),
        .SSRA(rst_a),
        .SSRA(1'b0),
        .ADDRA({4'b0000, addr_a}),
        .ADDRA({4'b0000, addr_a}),
        .DIA(32'h00000000),
        .DIA(32'h00000000),
        .DIPA(4'h0),
        .DIPA(4'h0),
        .ENA(ce_a),
        .ENA(ce_a),
        .WEA(1'b0),
        .WEA(1'b0),
        .DOA(do_a),
        .DOA(do_a),
        .DOPA(),
        .DOPA(),
 
 
        .CLKB(clk_b),
        .CLKB(clk_b),
        .SSRB(rst_b),
        .SSRB(1'b0),
        .ADDRB({4'b0000, addr_b}),
        .ADDRB({4'b0000, addr_b}),
        .DIB(di_b),
        .DIB(di_b),
        .DIPB(4'h0),
        .DIPB(4'h0),
        .ENB(ce_b),
        .ENB(ce_b),
        .WEB(we_b),
        .WEB(we_b),
Line 463... Line 470...
        .inclocken_a (ce_a),
        .inclocken_a (ce_a),
        .wraddress_b (addr_b),
        .wraddress_b (addr_b),
        .wren_a (we_a),
        .wren_a (we_a),
        .inclocken_b (ce_b),
        .inclocken_b (ce_b),
        .wren_b (we_b),
        .wren_b (we_b),
        .inaclr_a (rst_a),
        .inaclr_a (1'b0),
        .inaclr_b (rst_b),
        .inaclr_b (1'b0),
        .inclock_a (clk_a),
        .inclock_a (clk_a),
        .inclock_b (clk_b),
        .inclock_b (clk_b),
        .data_a (di_a),
        .data_a (di_a),
        .data_b (di_b),
        .data_b (di_b),
        .q_a (do_a),
        .q_a (do_a),

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.