OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_du.v] - Diff between revs 358 and 364

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 358 Rev 364
Line 534... Line 534...
//
//
// du_except_stop comes from or1200_except
// du_except_stop comes from or1200_except
//   
//   
always @(du_except_stop) begin
always @(du_except_stop) begin
        except_stop = 14'b00_0000_0000_0000;
        except_stop = 14'b00_0000_0000_0000;
        casex (du_except_stop)
        casez (du_except_stop)
                14'b1x_xxxx_xxxx_xxxx:
                14'b1?_????_????_????:
                        except_stop[`OR1200_DU_DRR_TTE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_TTE] = 1'b1;
                14'b01_xxxx_xxxx_xxxx: begin
                14'b01_????_????_????: begin
                        except_stop[`OR1200_DU_DRR_IE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_IE] = 1'b1;
                end
                end
                14'b00_1xxx_xxxx_xxxx: begin
                14'b00_1???_????_????: begin
                        except_stop[`OR1200_DU_DRR_IME] = 1'b1;
                        except_stop[`OR1200_DU_DRR_IME] = 1'b1;
                end
                end
                14'b00_01xx_xxxx_xxxx:
                14'b00_01??_????_????:
                        except_stop[`OR1200_DU_DRR_IPFE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_IPFE] = 1'b1;
                14'b00_001x_xxxx_xxxx: begin
                14'b00_001?_????_????: begin
                        except_stop[`OR1200_DU_DRR_BUSEE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_BUSEE] = 1'b1;
                end
                end
                14'b00_0001_xxxx_xxxx:
                14'b00_0001_????_????:
                        except_stop[`OR1200_DU_DRR_IIE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_IIE] = 1'b1;
                14'b00_0000_1xxx_xxxx: begin
                14'b00_0000_1???_????: begin
                        except_stop[`OR1200_DU_DRR_AE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_AE] = 1'b1;
                end
                end
                14'b00_0000_01xx_xxxx: begin
                14'b00_0000_01??_????: begin
                        except_stop[`OR1200_DU_DRR_DME] = 1'b1;
                        except_stop[`OR1200_DU_DRR_DME] = 1'b1;
                end
                end
                14'b00_0000_001x_xxxx:
                14'b00_0000_001?_????:
                        except_stop[`OR1200_DU_DRR_DPFE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_DPFE] = 1'b1;
                14'b00_0000_0001_xxxx:
                14'b00_0000_0001_????:
                        except_stop[`OR1200_DU_DRR_BUSEE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_BUSEE] = 1'b1;
                14'b00_0000_0000_1xxx: begin
                14'b00_0000_0000_1???: begin
                        except_stop[`OR1200_DU_DRR_RE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_RE] = 1'b1;
                end
                end
                14'b00_0000_0000_01xx: begin
                14'b00_0000_0000_01??: begin
                        except_stop[`OR1200_DU_DRR_TE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_TE] = 1'b1;
                end
                end
                14'b00_0000_0000_001x: begin
                14'b00_0000_0000_001?: begin
                        except_stop[`OR1200_DU_DRR_FPE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_FPE] = 1'b1;
                end
                end
                14'b00_0000_0000_0001:
                14'b00_0000_0000_0001:
                        except_stop[`OR1200_DU_DRR_SCE] = 1'b1;
                        except_stop[`OR1200_DU_DRR_SCE] = 1'b1;
                default:
                default:
Line 910... Line 910...
`ifdef OR1200_DU_TB_IMPLEMENTED
`ifdef OR1200_DU_TB_IMPLEMENTED
        or tb_wadr or tbia_dat_o or tbim_dat_o
        or tb_wadr or tbia_dat_o or tbim_dat_o
        or tbar_dat_o or tbts_dat_o
        or tbar_dat_o or tbts_dat_o
`endif
`endif
        )
        )
        casex (spr_addr[`OR1200_DUOFS_BITS]) // synopsys parallel_case
        casez (spr_addr[`OR1200_DUOFS_BITS]) // synopsys parallel_case
`ifdef OR1200_DU_DVR0
`ifdef OR1200_DU_DVR0
                `OR1200_DU_DVR0:
                `OR1200_DU_DVR0:
                        spr_dat_o = dvr0;
                        spr_dat_o = dvr0;
`endif
`endif
`ifdef OR1200_DU_DVR1
`ifdef OR1200_DU_DVR1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.