OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_freeze.v] - Diff between revs 141 and 258

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 141 Rev 258
Line 1... Line 1...
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
////                                                              ////
////                                                              ////
////  OR1200's Freeze logic                                       ////
////  OR1200's Freeze logic                                       ////
////                                                              ////
////                                                              ////
////  This file is part of the OpenRISC 1200 project              ////
////  This file is part of the OpenRISC 1200 project              ////
////  http://www.opencores.org/cores/or1k/                        ////
////  http://www.opencores.org/project,or1k                       ////
////                                                              ////
////                                                              ////
////  Description                                                 ////
////  Description                                                 ////
////  Generates all freezes and stalls inside RISC                ////
////  Generates all freezes and stalls inside RISC                ////
////                                                              ////
////                                                              ////
////  To Do:                                                      ////
////  To Do:                                                      ////
Line 39... Line 39...
//// Public License along with this source; if not, download it   ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//////////////////////////////////////////////////////////////////////
//
//
// CVS Revision History
 
//
 
// $Log: or1200_freeze.v,v $
// $Log: or1200_freeze.v,v $
// Revision 2.0  2010/06/30 11:00:00  ORSoC
// Revision 2.0  2010/06/30 11:00:00  ORSoC
// Minor update: 
// Minor update: 
// Bugs fixed. 
// Bugs fixed. 
//
//
// Revision 1.8  2004/06/08 18:17:36  lampret
 
// Non-functional changes. Coding style fixes.
 
//
 
// Revision 1.7  2004/04/05 08:29:57  lampret
 
// Merged branch_qmem into main tree.
 
//
 
// Revision 1.6.4.2  2003/12/05 00:09:49  lampret
 
// No functional change.
 
//
 
// Revision 1.6.4.1  2003/07/08 15:36:37  lampret
 
// Added embedded memory QMEM.
 
//
 
// Revision 1.6  2002/07/31 02:04:35  lampret
 
// MAC now follows software convention (signed multiply instead of unsigned).
 
//
 
// Revision 1.5  2002/07/14 22:17:17  lampret
 
// Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized.
 
//
 
// Revision 1.4  2002/03/29 15:16:55  lampret
 
// Some of the warnings fixed.
 
//
 
// Revision 1.3  2002/01/28 01:16:00  lampret
 
// Changed 'void' nop-ops instead of insn[0] to use insn[16]. Debug unit stalls the tick timer. Prepared new flag generation for add and and insns. Blocked DC/IC while they are turned off. Fixed I/D MMU SPRs layout except WAYs. TODO: smart IC invalidate, l.j 2 and TLB ways.
 
//
 
// Revision 1.2  2002/01/14 06:18:22  lampret
 
// Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if.
 
//
 
// Revision 1.1  2002/01/03 08:16:15  lampret
 
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
 
//
 
// Revision 1.10  2001/11/13 10:02:21  lampret
 
// Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc)
 
//
 
// Revision 1.9  2001/10/21 17:57:16  lampret
 
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
 
//
 
// Revision 1.8  2001/10/19 23:28:46  lampret
 
// Fixed some synthesis warnings. Configured with caches and MMUs.
 
//
 
// Revision 1.7  2001/10/14 13:12:09  lampret
 
// MP3 version.
 
//
 
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
 
// no message
 
//
 
// Revision 1.2  2001/08/09 13:39:33  lampret
 
// Major clean-up.
 
//
 
// Revision 1.1  2001/07/20 00:46:03  lampret
 
// Development version of RTL. Libraries are missing.
 
//
 
//
 
 
 
// synopsys translate_off
// synopsys translate_off
`include "timescale.v"
`include "timescale.v"
// synopsys translate_on
// synopsys translate_on
`include "or1200_defines.v"
`include "or1200_defines.v"
Line 113... Line 59...
`define OR1200_WAIT_IC                  3'd4
`define OR1200_WAIT_IC                  3'd4
 
 
//
//
// Freeze logic (stalls CPU pipeline, ifetcher etc.)
// Freeze logic (stalls CPU pipeline, ifetcher etc.)
//
//
module or1200_freeze(
module or1200_freeze
 
  (
        // Clock and reset
        // Clock and reset
        clk, rst,
        clk, rst,
 
 
        // Internal i/f
        // Internal i/f
        multicycle, flushpipe, extend_flush, lsu_stall, if_stall,
   multicycle, wait_on, flushpipe, extend_flush, lsu_stall, if_stall,
        lsu_unstall, du_stall, mac_stall,
        lsu_unstall, du_stall, mac_stall,
        force_dslot_fetch, abort_ex,
        force_dslot_fetch, abort_ex,
        genpc_freeze, if_freeze, id_freeze, ex_freeze, wb_freeze, saving_if_insn,
        genpc_freeze, if_freeze, id_freeze, ex_freeze, wb_freeze, saving_if_insn,
 
   fpu_done, mtspr_done,
        icpu_ack_i, icpu_err_i
        icpu_ack_i, icpu_err_i
);
);
 
 
//
//
// I/O
// I/O
//
//
input                           clk;
input                           clk;
input                           rst;
input                           rst;
input   [`OR1200_MULTICYCLE_WIDTH-1:0]   multicycle;
input   [`OR1200_MULTICYCLE_WIDTH-1:0]   multicycle;
 
input   [`OR1200_WAIT_ON_WIDTH-1:0]      wait_on;
input                           flushpipe;
input                           flushpipe;
input                           extend_flush;
input                           extend_flush;
input                           lsu_stall;
input                           lsu_stall;
input                           if_stall;
input                           if_stall;
input                           lsu_unstall;
input                           lsu_unstall;
Line 146... Line 95...
output                          if_freeze;
output                          if_freeze;
output                          id_freeze;
output                          id_freeze;
output                          ex_freeze;
output                          ex_freeze;
output                          wb_freeze;
output                          wb_freeze;
input               saving_if_insn;
input               saving_if_insn;
 
input                           fpu_done;
 
input                           mtspr_done;
input                           icpu_ack_i;
input                           icpu_ack_i;
input                           icpu_err_i;
input                           icpu_err_i;
 
 
//
//
// Internal wires and regs
// Internal wires and regs
//
//
wire                            multicycle_freeze;
wire                            multicycle_freeze;
reg     [`OR1200_MULTICYCLE_WIDTH-1:0]   multicycle_cnt;
reg     [`OR1200_MULTICYCLE_WIDTH-1:0]   multicycle_cnt;
reg                             flushpipe_r;
reg                             flushpipe_r;
 
reg [`OR1200_WAIT_ON_WIDTH-1:0]  waiting_on;
 
 
//
//
// Pipeline freeze
// Pipeline freeze
//
//
// Rules how to create freeze signals:
// Rules how to create freeze signals:
// 1. Not overwriting pipeline stages:
// 1. Not overwriting pipeline stages:
// Freze signals at the beginning of pipeline (such as if_freeze) can be asserted more
// Freeze signals at the beginning of pipeline (such as if_freeze) can be 
// often than freeze signals at the of pipeline (such as wb_freeze). In other words, wb_freeze must never
// asserted more often than freeze signals at the of pipeline (such as 
// be asserted when ex_freeze is not. ex_freeze must never be asserted when id_freeze is not etc.
// wb_freeze). In other words, wb_freeze must never be asserted when ex_freeze 
 
// is not. ex_freeze must never be asserted when id_freeze is not etc.
//
//
// 2. Inserting NOPs in the middle of pipeline only if supported:
// 2. Inserting NOPs in the middle of pipeline only if supported:
// At this time, only ex_freeze (and wb_freeze) can be deassrted when id_freeze (and if_freeze) are asserted.
// At this time, only ex_freeze (and wb_freeze) can be deassrted when id_freeze
 
// (and if_freeze) are asserted.
// This way NOP is asserted from stage ID into EX stage.
// This way NOP is asserted from stage ID into EX stage.
//
//
//assign genpc_freeze = du_stall | flushpipe_r | lsu_stall;
 
//assign genpc_freeze = du_stall | flushpipe_r;
 
assign genpc_freeze = (du_stall & !saving_if_insn) | flushpipe_r;
assign genpc_freeze = (du_stall & !saving_if_insn) | flushpipe_r;
assign if_freeze = id_freeze | extend_flush;
assign if_freeze = id_freeze | extend_flush;
//assign id_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze | force_dslot_fetch) & ~flushpipe | du_stall;
 
assign id_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze | force_dslot_fetch) | du_stall | mac_stall;
assign id_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze
 
                    | (|waiting_on) | force_dslot_fetch) | du_stall | mac_stall;
assign ex_freeze = wb_freeze;
assign ex_freeze = wb_freeze;
//assign wb_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze) & ~flushpipe | du_stall | mac_stall;
 
assign wb_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze) | du_stall | mac_stall | abort_ex;
assign wb_freeze = (lsu_stall | (~lsu_unstall & if_stall) | multicycle_freeze
 
                    | (|waiting_on)) | du_stall | mac_stall | abort_ex;
 
 
//
//
// registered flushpipe
// registered flushpipe
//
//
always @(posedge clk or posedge rst)
always @(posedge clk or posedge rst)
        if (rst)
        if (rst)
                flushpipe_r <= #1 1'b0;
                flushpipe_r <=  1'b0;
        else if (icpu_ack_i | icpu_err_i)
        else if (icpu_ack_i | icpu_err_i)
//      else if (!if_stall)
//      else if (!if_stall)
                flushpipe_r <= #1 flushpipe;
                flushpipe_r <=  flushpipe;
        else if (!flushpipe)
        else if (!flushpipe)
                flushpipe_r <= #1 1'b0;
                flushpipe_r <=  1'b0;
 
 
//
//
// Multicycle freeze
// Multicycle freeze
//
//
assign multicycle_freeze = |multicycle_cnt;
assign multicycle_freeze = |multicycle_cnt;
Line 201... Line 156...
//
//
// Multicycle counter
// Multicycle counter
//
//
always @(posedge clk or posedge rst)
always @(posedge clk or posedge rst)
        if (rst)
        if (rst)
                multicycle_cnt <= #1 2'b00;
                multicycle_cnt <=  2'b00;
        else if (|multicycle_cnt)
        else if (|multicycle_cnt)
                multicycle_cnt <= #1 multicycle_cnt - 2'd1;
                multicycle_cnt <=  multicycle_cnt - 2'd1;
        else if (|multicycle & !ex_freeze)
        else if (|multicycle & !ex_freeze)
                multicycle_cnt <= #1 multicycle;
                multicycle_cnt <=  multicycle;
 
 
 
 
 
//
 
// Waiting on generation
 
//
 
always @(posedge clk or posedge rst)
 
  if (rst)
 
    waiting_on <= 0;
 
  else if ((waiting_on == `OR1200_WAIT_ON_FPU) & fpu_done)
 
    waiting_on <= 0;
 
  else if ((waiting_on == `OR1200_WAIT_ON_MTSPR) & mtspr_done)
 
    waiting_on <= 0;
 
  else if (!ex_freeze)
 
    waiting_on <= wait_on;
 
 
 
 
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.