URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_gmultp2_32x32.v] - Diff between revs 141 and 258
Go to most recent revision |
Show entire file |
Details |
Blame |
View Log
Rev 141 |
Rev 258 |
Line 118... |
Line 118... |
//
|
//
|
always @(posedge CLK or posedge RST)
|
always @(posedge CLK or posedge RST)
|
if (RST)
|
if (RST)
|
p0 <= `OR1200_WW'b0;
|
p0 <= `OR1200_WW'b0;
|
else
|
else
|
p0 <= #1 xi * yi;
|
p0 <= xi * yi;
|
|
|
//
|
//
|
// Second multiply stage
|
// Second multiply stage
|
//
|
//
|
always @(posedge CLK or posedge RST)
|
always @(posedge CLK or posedge RST)
|
if (RST)
|
if (RST)
|
p1 <= `OR1200_WW'b0;
|
p1 <= `OR1200_WW'b0;
|
else
|
else
|
p1 <= #1 p0;
|
p1 <= p0;
|
|
|
assign P = p1;
|
assign P = p1;
|
|
|
endmodule
|
endmodule
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.