OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_pm.v] - Diff between revs 258 and 358

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 258 Rev 358
Line 133... Line 133...
 
 
//
//
// Write to PMR and also PMR[DME]/PMR[SME] reset when
// Write to PMR and also PMR[DME]/PMR[SME] reset when
// pic_wakeup is asserted
// pic_wakeup is asserted
//
//
always @(posedge clk or posedge rst)
always @(posedge clk or `OR1200_RST_EVENT rst)
        if (rst)
        if (rst == `OR1200_RST_VALUE)
                {dcge, sme, dme, sdf} <= 7'b0;
                {dcge, sme, dme, sdf} <= 7'b0;
        else if (pmr_sel && spr_write) begin
        else if (pmr_sel && spr_write) begin
                sdf <=  spr_dat_i[`OR1200_PM_PMR_SDF];
                sdf <=  spr_dat_i[`OR1200_PM_PMR_SDF];
                dme <=  spr_dat_i[`OR1200_PM_PMR_DME];
                dme <=  spr_dat_i[`OR1200_PM_PMR_DME];
                sme <=  spr_dat_i[`OR1200_PM_PMR_SME];
                sme <=  spr_dat_i[`OR1200_PM_PMR_SME];

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.