OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_sb_fifo.v] - Diff between revs 141 and 258

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 141 Rev 258
Line 94... Line 94...
reg                     empty_o;
reg                     empty_o;
reg                     full_o;
reg                     full_o;
 
 
always @(posedge clk_i or posedge rst_i)
always @(posedge clk_i or posedge rst_i)
        if (rst_i) begin
        if (rst_i) begin
                full_o <= #1 1'b0;
                full_o <=  1'b0;
                empty_o <= #1 1'b1;
                empty_o <=  1'b1;
                wr_pntr <= #1 {fw{1'b0}};
                wr_pntr <=  {fw{1'b0}};
                rd_pntr <= #1 {fw{1'b0}};
                rd_pntr <=  {fw{1'b0}};
                cntr <= #1 {fw+2{1'b0}};
                cntr <=  {fw+2{1'b0}};
                dat_o <= #1 {dw{1'b0}};
                dat_o <=  {dw{1'b0}};
        end
        end
        else if (wr_i && rd_i) begin            // FIFO Read and Write
        else if (wr_i && rd_i) begin            // FIFO Read and Write
                mem[wr_pntr] <= #1 dat_i;
                mem[wr_pntr] <=  dat_i;
                if (wr_pntr >= fl-1)
                if (wr_pntr >= fl-1)
                        wr_pntr <= #1 {fw{1'b0}};
                        wr_pntr <=  {fw{1'b0}};
                else
                else
                        wr_pntr <= #1 wr_pntr + 1'b1;
                        wr_pntr <=  wr_pntr + 1'b1;
                if (empty_o) begin
                if (empty_o) begin
                        dat_o <= #1 dat_i;
                        dat_o <=  dat_i;
                end
                end
                else begin
                else begin
                        dat_o <= #1 mem[rd_pntr];
                        dat_o <=  mem[rd_pntr];
                end
                end
                if (rd_pntr >= fl-1)
                if (rd_pntr >= fl-1)
                        rd_pntr <= #1 {fw{1'b0}};
                        rd_pntr <=  {fw{1'b0}};
                else
                else
                        rd_pntr <= #1 rd_pntr + 1'b1;
                        rd_pntr <=  rd_pntr + 1'b1;
        end
        end
        else if (wr_i && !full_o) begin         // FIFO Write
        else if (wr_i && !full_o) begin         // FIFO Write
                mem[wr_pntr] <= #1 dat_i;
                mem[wr_pntr] <=  dat_i;
                cntr <= #1 cntr + 1'b1;
                cntr <=  cntr + 1'b1;
                empty_o <= #1 1'b0;
                empty_o <=  1'b0;
                if (cntr >= (fl-1)) begin
                if (cntr >= (fl-1)) begin
                        full_o <= #1 1'b1;
                        full_o <=  1'b1;
                        cntr <= #1 fl;
                        cntr <=  fl;
                end
                end
                if (wr_pntr >= fl-1)
                if (wr_pntr >= fl-1)
                        wr_pntr <= #1 {fw{1'b0}};
                        wr_pntr <=  {fw{1'b0}};
                else
                else
                        wr_pntr <= #1 wr_pntr + 1'b1;
                        wr_pntr <=  wr_pntr + 1'b1;
        end
        end
        else if (rd_i && !empty_o) begin        // FIFO Read
        else if (rd_i && !empty_o) begin        // FIFO Read
                dat_o <= #1 mem[rd_pntr];
                dat_o <=  mem[rd_pntr];
                cntr <= #1 cntr - 1'b1;
                cntr <=  cntr - 1'b1;
                full_o <= #1 1'b0;
                full_o <=  1'b0;
                if (cntr <= 1) begin
                if (cntr <= 1) begin
                        empty_o <= #1 1'b1;
                        empty_o <=  1'b1;
                        cntr <= #1 {fw+2{1'b0}};
                        cntr <=  {fw+2{1'b0}};
                end
                end
                if (rd_pntr >= fl-1)
                if (rd_pntr >= fl-1)
                        rd_pntr <= #1 {fw{1'b0}};
                        rd_pntr <=  {fw{1'b0}};
                else
                else
                        rd_pntr <= #1 rd_pntr + 1'b1;
                        rd_pntr <=  rd_pntr + 1'b1;
        end
        end
 
 
endmodule
endmodule
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.