OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram.v] - Diff between revs 142 and 258

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 142 Rev 258
Line 102... Line 102...
   //
   //
 
 
   //
   //
   // Generic RAM's registers and wires
   // Generic RAM's registers and wires
   //
   //
`ifdef OR1200_ACTEL
`ifdef OR1200_GENERIC
   reg [dw-1:0]                    mem [(1<<aw)-1:0] /*synthesis syn_ramstyle = "no_rw_check"*/;
   reg [dw-1:0]                    mem [(1<<aw)-1:0] /*synthesis syn_ramstyle = "no_rw_check"*/;
`else
`else
   reg [dw-1:0]                    mem [(1<<aw)-1:0];
   reg [dw-1:0]                    mem [(1<<aw)-1:0];
`endif
`endif
   reg [aw-1:0]                    addr_reg;             // RAM address register
   reg [aw-1:0]                    addr_reg;             // RAM address register
Line 120... Line 120...
   //
   //
   // RAM read address register
   // RAM read address register
   //
   //
   always @(posedge clk)
   always @(posedge clk)
     if (ce)
     if (ce)
       addr_reg <= #1 addr;
       addr_reg <=  addr;
 
 
   //
   //
   // RAM write
   // RAM write
   //
   //
   always @(posedge clk)
   always @(posedge clk)
     if (we && ce)
     if (we && ce)
       mem[addr] <= #1 di;
       mem[addr] <=  di;
 
 
endmodule // or1200_spram
endmodule // or1200_spram
 
 
 No newline at end of file
 No newline at end of file

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.