OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_1024x32.v] - Diff between revs 258 and 358

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 258 Rev 358
Line 510... Line 510...
assign doq = (oe) ? mem[addr_reg] : {dw{1'b0}};
assign doq = (oe) ? mem[addr_reg] : {dw{1'b0}};
 
 
//
//
// RAM address register
// RAM address register
//
//
always @(posedge clk or posedge rst)
always @(posedge clk or `OR1200_RST_EVENT rst)
        if (rst)
        if (rst == `OR1200_RST_VALUE)
                addr_reg <=  {aw{1'b0}};
                addr_reg <=  {aw{1'b0}};
        else if (ce)
        else if (ce)
                addr_reg <=  addr;
                addr_reg <=  addr;
 
 
//
//

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.