URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_1024x32_bw.v] - Diff between revs 10 and 142

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10	Rev 142
Line 60...	Line 60...
`//// ////`	`//// ////`
`//////////////////////////////////////////////////////////////////////`	`//////////////////////////////////////////////////////////////////////`
`//`	`//`
`// CVS Revision History`	`// CVS Revision History`
`//`	`//`
`// $Log: not supported by cvs2svn $`	`// $Log: or1200_spram_1024x32_bw.v,v $`
	`// Revision 2.0 2010/06/30 11:00:00 ORSoC`
	`// Minor update:`
	`// Coding style changed.`
	`//`
	`// Revision 1.4 2005/10/19 11:37:56 jcastillo`
	`// Added support for RAMB16 Xilinx4/Spartan3 primitives`
	`//`
`// Revision 1.3 2004/06/08 18:15:32 lampret`	`// Revision 1.3 2004/06/08 18:15:32 lampret`
`// Changed behavior of the simulation generic models`	`// Changed behavior of the simulation generic models`
`//`	`//`
`// Revision 1.2 2003/10/17 07:59:44 markom`	`// Revision 1.2 2003/10/17 07:59:44 markom`
`// mbist signals updated according to newest convention`	`// mbist signals updated according to newest convention`
Line 329...	Line 336...
`//`	`//`
`// Block 0`	`// Block 0`
`//`	`//`
`RAMB4_S4 ramb4_s4_0(`	`RAMB4_S4 ramb4_s4_0(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[3:0]),`	`.DI(di[3:0]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
`.DO(doq[3:0])`	`.DO(doq[3:0])`
Line 342...	Line 349...
`//`	`//`
`// Block 1`	`// Block 1`
`//`	`//`
`RAMB4_S4 ramb4_s4_1(`	`RAMB4_S4 ramb4_s4_1(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[7:4]),`	`.DI(di[7:4]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
`.DO(doq[7:4])`	`.DO(doq[7:4])`
Line 355...	Line 362...
`//`	`//`
`// Block 2`	`// Block 2`
`//`	`//`
`RAMB4_S4 ramb4_s4_2(`	`RAMB4_S4 ramb4_s4_2(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[11:8]),`	`.DI(di[11:8]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
`.DO(doq[11:8])`	`.DO(doq[11:8])`
Line 368...	Line 375...
`//`	`//`
`// Block 3`	`// Block 3`
`//`	`//`
`RAMB4_S4 ramb4_s4_3(`	`RAMB4_S4 ramb4_s4_3(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[15:12]),`	`.DI(di[15:12]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
`.DO(doq[15:12])`	`.DO(doq[15:12])`
Line 381...	Line 388...
`//`	`//`
`// Block 4`	`// Block 4`
`//`	`//`
`RAMB4_S4 ramb4_s4_4(`	`RAMB4_S4 ramb4_s4_4(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[19:16]),`	`.DI(di[19:16]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
`.DO(doq[19:16])`	`.DO(doq[19:16])`
Line 394...	Line 401...
`//`	`//`
`// Block 5`	`// Block 5`
`//`	`//`
`RAMB4_S4 ramb4_s4_5(`	`RAMB4_S4 ramb4_s4_5(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[23:20]),`	`.DI(di[23:20]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
`.DO(doq[23:20])`	`.DO(doq[23:20])`
Line 407...	Line 414...
`//`	`//`
`// Block 6`	`// Block 6`
`//`	`//`
`RAMB4_S4 ramb4_s4_6(`	`RAMB4_S4 ramb4_s4_6(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[27:24]),`	`.DI(di[27:24]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`
`.DO(doq[27:24])`	`.DO(doq[27:24])`
Line 420...	Line 427...
`//`	`//`
`// Block 7`	`// Block 7`
`//`	`//`
`RAMB4_S4 ramb4_s4_7(`	`RAMB4_S4 ramb4_s4_7(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[31:28]),`	`.DI(di[31:28]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`
`.DO(doq[31:28])`	`.DO(doq[31:28])`
Line 445...	Line 452...
`//`	`//`
`// Block 0`	`// Block 0`
`//`	`//`
`RAMB16_S9 ramb16_s9_0(`	`RAMB16_S9 ramb16_s9_0(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR({1'b0,addr}),`	`.ADDR({1'b0,addr}),`
`.DI(di[7:0]),`	`.DI(di[7:0]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
Line 460...	Line 467...
`//`	`//`
`// Block 1`	`// Block 1`
`//`	`//`
`RAMB16_S9 ramb16_s9_1(`	`RAMB16_S9 ramb16_s9_1(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR({1'b0,addr}),`	`.ADDR({1'b0,addr}),`
`.DI(di[15:8]),`	`.DI(di[15:8]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
Line 475...	Line 482...
`//`	`//`
`// Block 2`	`// Block 2`
`//`	`//`
`RAMB16_S9 ramb16_s9_2(`	`RAMB16_S9 ramb16_s9_2(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR({1'b0,addr}),`	`.ADDR({1'b0,addr}),`
`.DI(di[23:16]),`	`.DI(di[23:16]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
Line 490...	Line 497...
`//`	`//`
`// Block 3`	`// Block 3`
`//`	`//`
`RAMB16_S9 ramb16_s9_3(`	`RAMB16_S9 ramb16_s9_3(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR({1'b0,addr}),`	`.ADDR({1'b0,addr}),`
`.DI(di[31:24]),`	`.DI(di[31:24]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`

Browse

Tools

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_1024x32_bw.v] - Diff between revs 10 and 142