URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32_bw.v] - Diff between revs 10 and 142

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 10	Rev 142
Line 60...	Line 60...
`//// ////`	`//// ////`
`//////////////////////////////////////////////////////////////////////`	`//////////////////////////////////////////////////////////////////////`
`//`	`//`
`// CVS Revision History`	`// CVS Revision History`
`//`	`//`
`// $Log: not supported by cvs2svn $`	`// $Log: or1200_spram_2048x32_bw.v,v $`
	`// Revision 2.0 2010/06/30 11:00:00 ORSoC`
	`// Minor update:`
	`// Coding style changed.`
	`//`
	`// Revision 1.5 2005/10/19 11:37:56 jcastillo`
	`// Added support for RAMB16 Xilinx4/Spartan3 primitives`
	`//`
`// Revision 1.4 2004/06/08 18:15:32 lampret`	`// Revision 1.4 2004/06/08 18:15:32 lampret`
`// Changed behavior of the simulation generic models`	`// Changed behavior of the simulation generic models`
`//`	`//`
`// Revision 1.3 2003/10/17 07:59:44 markom`	`// Revision 1.3 2003/10/17 07:59:44 markom`
`// mbist signals updated according to newest convention`	`// mbist signals updated according to newest convention`
Line 332...	Line 339...
`//`	`//`
`// Block 0`	`// Block 0`
`//`	`//`
`RAMB4_S2 ramb4_s2_0(`	`RAMB4_S2 ramb4_s2_0(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[1:0]),`	`.DI(di[1:0]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
`.DO(doq[1:0])`	`.DO(doq[1:0])`
Line 345...	Line 352...
`//`	`//`
`// Block 1`	`// Block 1`
`//`	`//`
`RAMB4_S2 ramb4_s2_1(`	`RAMB4_S2 ramb4_s2_1(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[3:2]),`	`.DI(di[3:2]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
`.DO(doq[3:2])`	`.DO(doq[3:2])`
Line 358...	Line 365...
`//`	`//`
`// Block 2`	`// Block 2`
`//`	`//`
`RAMB4_S2 ramb4_s2_2(`	`RAMB4_S2 ramb4_s2_2(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[5:4]),`	`.DI(di[5:4]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
`.DO(doq[5:4])`	`.DO(doq[5:4])`
Line 371...	Line 378...
`//`	`//`
`// Block 3`	`// Block 3`
`//`	`//`
`RAMB4_S2 ramb4_s2_3(`	`RAMB4_S2 ramb4_s2_3(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[7:6]),`	`.DI(di[7:6]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
`.DO(doq[7:6])`	`.DO(doq[7:6])`
Line 383...	Line 390...
`//`	`//`
`// Block 4`	`// Block 4`
`//`	`//`
`RAMB4_S2 ramb4_s2_4(`	`RAMB4_S2 ramb4_s2_4(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[9:8]),`	`.DI(di[9:8]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
`.DO(doq[9:8])`	`.DO(doq[9:8])`
Line 396...	Line 403...
`//`	`//`
`// Block 5`	`// Block 5`
`//`	`//`
`RAMB4_S2 ramb4_s2_5(`	`RAMB4_S2 ramb4_s2_5(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[11:10]),`	`.DI(di[11:10]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
`.DO(doq[11:10])`	`.DO(doq[11:10])`
Line 409...	Line 416...
`//`	`//`
`// Block 6`	`// Block 6`
`//`	`//`
`RAMB4_S2 ramb4_s2_6(`	`RAMB4_S2 ramb4_s2_6(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[13:12]),`	`.DI(di[13:12]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
`.DO(doq[13:12])`	`.DO(doq[13:12])`
Line 422...	Line 429...
`//`	`//`
`// Block 7`	`// Block 7`
`//`	`//`
`RAMB4_S2 ramb4_s2_7(`	`RAMB4_S2 ramb4_s2_7(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[15:14]),`	`.DI(di[15:14]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
`.DO(doq[15:14])`	`.DO(doq[15:14])`
Line 434...	Line 441...
`//`	`//`
`// Block 8`	`// Block 8`
`//`	`//`
`RAMB4_S2 ramb4_s2_8(`	`RAMB4_S2 ramb4_s2_8(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[17:16]),`	`.DI(di[17:16]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
`.DO(doq[17:16])`	`.DO(doq[17:16])`
Line 447...	Line 454...
`//`	`//`
`// Block 9`	`// Block 9`
`//`	`//`
`RAMB4_S2 ramb4_s2_9(`	`RAMB4_S2 ramb4_s2_9(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[19:18]),`	`.DI(di[19:18]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
`.DO(doq[19:18])`	`.DO(doq[19:18])`
Line 460...	Line 467...
`//`	`//`
`// Block 10`	`// Block 10`
`//`	`//`
`RAMB4_S2 ramb4_s2_10(`	`RAMB4_S2 ramb4_s2_10(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[21:20]),`	`.DI(di[21:20]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
`.DO(doq[21:20])`	`.DO(doq[21:20])`
Line 473...	Line 480...
`//`	`//`
`// Block 11`	`// Block 11`
`//`	`//`
`RAMB4_S2 ramb4_s2_11(`	`RAMB4_S2 ramb4_s2_11(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[23:22]),`	`.DI(di[23:22]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
`.DO(doq[23:22])`	`.DO(doq[23:22])`
Line 485...	Line 492...
`//`	`//`
`// Block 12`	`// Block 12`
`//`	`//`
`RAMB4_S2 ramb4_s2_12(`	`RAMB4_S2 ramb4_s2_12(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[25:24]),`	`.DI(di[25:24]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`
`.DO(doq[25:24])`	`.DO(doq[25:24])`
Line 498...	Line 505...
`//`	`//`
`// Block 13`	`// Block 13`
`//`	`//`
`RAMB4_S2 ramb4_s2_13(`	`RAMB4_S2 ramb4_s2_13(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[27:26]),`	`.DI(di[27:26]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`
`.DO(doq[27:26])`	`.DO(doq[27:26])`
Line 511...	Line 518...
`//`	`//`
`// Block 14`	`// Block 14`
`//`	`//`
`RAMB4_S2 ramb4_s2_14(`	`RAMB4_S2 ramb4_s2_14(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[29:28]),`	`.DI(di[29:28]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`
`.DO(doq[29:28])`	`.DO(doq[29:28])`
Line 524...	Line 531...
`//`	`//`
`// Block 15`	`// Block 15`
`//`	`//`
`RAMB4_S2 ramb4_s2_15(`	`RAMB4_S2 ramb4_s2_15(`
`.CLK(clk),`	`.CLK(clk),`
`.RST(rst),`	`.RST(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[31:30]),`	`.DI(di[31:30]),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`
`.DO(doq[31:30])`	`.DO(doq[31:30])`
Line 549...	Line 556...
`//`	`//`
`// Block 0`	`// Block 0`
`//`	`//`
`RAMB16_S9 ramb16_s9_0(`	`RAMB16_S9 ramb16_s9_0(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[7:0]),`	`.DI(di[7:0]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[0]),`	`.WE(we[0]),`
Line 564...	Line 571...
`//`	`//`
`// Block 1`	`// Block 1`
`//`	`//`
`RAMB16_S9 ramb16_s9_1(`	`RAMB16_S9 ramb16_s9_1(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[15:8]),`	`.DI(di[15:8]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[1]),`	`.WE(we[1]),`
Line 579...	Line 586...
`//`	`//`
`// Block 2`	`// Block 2`
`//`	`//`
`RAMB16_S9 ramb16_s9_2(`	`RAMB16_S9 ramb16_s9_2(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[23:16]),`	`.DI(di[23:16]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[2]),`	`.WE(we[2]),`
Line 594...	Line 601...
`//`	`//`
`// Block 3`	`// Block 3`
`//`	`//`
`RAMB16_S9 ramb16_s9_3(`	`RAMB16_S9 ramb16_s9_3(`
`.CLK(clk),`	`.CLK(clk),`
`.SSR(rst),`	`.SSR(1'b0),`
`.ADDR(addr),`	`.ADDR(addr),`
`.DI(di[31:24]),`	`.DI(di[31:24]),`
`.DIP(1'b0),`	`.DIP(1'b0),`
`.EN(ce),`	`.EN(ce),`
`.WE(we[3]),`	`.WE(we[3]),`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_spram_2048x32_bw.v] - Diff between revs 10 and 142