OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [or1200/] [rtl/] [verilog/] [or1200_sprs.v] - Diff between revs 142 and 151

Go to most recent revision | Show entire file | Details | Blame | View Log

Rev 142 Rev 151
Line 249... Line 249...
assign du_dat_cpu = du_read ? to_wbmux : du_write ? du_dat_du : dat_i;
assign du_dat_cpu = du_read ? to_wbmux : du_write ? du_dat_du : dat_i;
 
 
//
//
// Write into SPRs when DU or l.mtspr
// Write into SPRs when DU or l.mtspr
//
//
assign spr_we = du_write | ex_spr_write;
assign spr_we = du_write | ( ex_spr_write & !du_access );
 
 
 
 
//
//
// Qualify chip selects
// Qualify chip selects
//
//
assign spr_cs = unqualified_cs & {32{du_read | du_write | ex_spr_read | (ex_spr_write & sr[`OR1200_SR_SM])}};
assign spr_cs = unqualified_cs & {32{du_read | du_write | ex_spr_read | (ex_spr_write & sr[`OR1200_SR_SM])}};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.